



Calhoun: The NPS Institutional Archive

DSpace Repository

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1981

Implementation of process management for a secure archival storage system.

Strickler, Anthony R.

Monterey, California. Naval Postgraduate School

http://hdl.handle.net/10945/20552

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943







NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

IMPLEMENTATION OF PROCESS MANAGEMENT FOR A SECURE ARCHIVAL STORAGE SYSTEM

by

Anthony Ross Strickler

March 1981

Thesis Advisor:

R. R. Schell

Approved for public release; distribution unlimited



SECURITY CLASSIFICATION OF THIS PAGE (When Date !	Entered)	
REPORT DOCUMENTATION I		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
Implementation of process mar for a secure archival storage	Master's Thesis March 1981	
		6. PERFORMING ORG. REPORT NUMBER
Anthony Ross Strickler		8. CONTRACT OR GRANT NUMBER(a)
Naval Postgreduate School Monterey, California 93940		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
Naval Postgraduate School Monterey, California 93940		March 1981 135 NUMBER OF PAGES 227
14. MONITORING AGENCY NAME & ADDRESS(if different	from Controlling Ollico)	Unclassified
16. DISTRIBUTION STATEMENT (of this Report)		150. DECLASSIFICATION/DOWNGRADING SCHEDULE

Approved for public release; distribution unlimited

17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Computer security, Process Management, Distributed operating systems, Traffic Controller process scheduling, event counts and sequencers

20. ABSTRACT (Continue on reverse eide if necessary and identify by block number)

This thesis presents an implementation of process management for a security kernel based secure archival storage system (SASS). The implementation is based on a family of secure, distributed, multi-microprocessor operating systems designed to provide multilevel internal security and controlled sharing of data among authorized users. Process scheduling is effected by one half of a two level Traffic Controller that binds processes to virtualized processors. Inter-process communication mechanisms for



synchronization, mutual exclusion, and message passing among processes are provided by utilization of eventcount and sequencer primitives. The implementation structure is based upon levels of abstraction and is loop free to permit future expansion to more complex members to the design family. Implementation was completed on the ADVANCED MICRO COMPUTERS Am 96/4116 AmZ8002 16 Bit MonoBoard Computer.



Approved for public release; distribution unlimited.

Implementation of Process Management for a Secure Archival Storage System

ру


Anthony R. Strickler
Captain, United States Army
B.S., United States Military Academy, 1973

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL March 1981 1/24 3 2347



ABSTRACT

This thesis presents an implementation of process management for a security kernel based secure archival storage system (SASS). The implemention is based on a family secure, distributed, multi-microprocessor operating systems designed to provide multilevel internal security and controlled sharing of data among authorized users. Process scheduling is effected by one half of a two level Traffic Controller that binds processes to virtualized processors. Inter-process communication mechanisms for synchronization, mutual exclusion, and message passing among orccesses are provided by utilization of eventcount and sequencer primitives. The implementation structure is based upon levels of abstraction and is loop free to permit future expansion to more complex members of the design family. Implementation was completed on the ADVANCED MICRO COMPUTERS Am 96/4116 Am28002 16 Fit MonoFoard Computer.



TABLE OF CONTENTS

I.	INTE	RODUC	TI	NC	• •	• •	• •	• •	•	• •	•	• •	•	• •	•	• •	•	•	•	•	• •	•	• •	٠	•	• •	•	• •	•	18
	Α.	БАСК	(GP	011	ND	• •		• •		• •	•	• •	•		•		•		• •	•				•	•		•		• 1	11
	В.	BAS I	C	CO	N C :	ΕP	TS	/[ΞI	FI	iv]	ΙT	I	ON	S					•	• •	•	• •	•	•	• •				13
		1.	Pr	0 C	e <u>s</u> s	s .			•	• •	•	• •	•	• •	•		•	•	• •	•		•	• •	•	•	• •			• :	13
		2.	Ιn	fo	rma	j E	ic	n	Se	- c	u	ri	t;	у.	•		•	•		•			• •	•	•	• •	• •	• •	• -	15
		3.	s e	Em	en	ţa	ti	or	1.		•	• •	•		•	• •	•			•	• •	•		•	•	• •	• •			2 C
		4.	Pr	o t	e c	ti	o r	i I) or	ra	iı	15	•		•		•	•		•	• •	•	٠.	•	•		•	• •	. 2	22
		5.	A b	s t	ra	ct	ic	n.	•		•		•		•	• •	•	•	• •	•	• •	•		•	•			• •	. :	23
	С.	THES	IS	S	TR	JC	TI.	ΡŒ	١.		•		•		•		•			•		•		•	•		• (• •		24
II.	SECU	IRE A	AR C	HI	V A I	Ĺ	SI	0.	LA(i Z	S	5 Y	S!	ΓΕ	М	Ι	Έ	s.	L G	٧.						• •	•	• •	• 6	2 6
	Α.	BASI	C	SA	S S	0	V F	η ς [II	LW.			•				•	•	• •		• •				•	• •	• (• 6	26
	Б.	SUPE	ERV	IS	OR.				• •				•	• •			•	•	• •	•			• •	•			•	• •	• 4	ود
		1.	Fi	le	Má	a n	ae	;eː	. !	er	00	e	S:	۶.	•		•				• •	•		•	•		• (. (1
		2.	In	рц	t/(Ju	tŢ	ut	: [Pr	0 (ce	5 5	s.	•		•		•	•				•			• (. (32
	С.	GATE	E K	EE:	PEI	2.			• •		•					٠.	•	• •	•				• •			• •	• •		. (33
	D.	DIST	RI	BU'	ΤΞI)	K E	IEN	EI		•		•	• •			•			• •		•		•	•		• (35
		1.	Se	em (eni	ţ	,™ č	nē	1 <i>2</i> 7 6	er	• •		•	• •	•	٠.	•				• •	•			•	• •	• (• (36
		2.	Ξv	en	t N	٧ã	na	ge	er.								•			•		•	• •					• •	. (38
		3.	No	n-	Dis	5 C	re	ti	. 0 1	1 â	r,	Į	Se	e c	u :	ri	t.	J	M	0 (iu	1	е.		•	• •	. (• (3 S
		4.	Tr	af':	fi	2	C c	n t	ro	1	1 =	r	•	• •	•		•	• •	•	•		•	• •	•	•		• •			5 ()
		5.	Ιn	ne	r :	Pr	a t	t'i	. C	С	0!	ı t	r	o 1	1	er				•						• •	• (. 4	÷3
		ő.	Di	s t	ri	ьu	te	e d	ΜE	e IW	O I	, v	1	Ма	n	a e	;e	r.		•					•	٠.			. 4	<u>.</u> 7



	E .	NON-	-DIS	TRI	ŁÜ	TE	D	KE	IRN	ΙE	I.	٠.	•	• •	• •	•	• •	• •	•	• •	•		•	• •	•	.48	-
		1.	Men	ory	N	a n	a e	ger	· F	r	00	es	S			• •	•	• •	•	• •	•		•			.45	
	F.	SYS	EEM	HAR	DW	ΑÞ	Ξ.	• •		•			•	• •		• •	•		•	• •	•		•		•	.54	- (
	G.	SUM	MARY	• • •	• •	• •		• •	• •	•	• •	٠.	•	• •	• •	•	•		•	• •	•				•	.5	-
III.	IMPI	LEMEI	VTAT	ION	I	SS	UE	Es.	• •	•		• •	•	• •			•	• •	•		•	• •	•		•	.56	. 7
	A .	DATI	ABAS	E I	NI	ΤI	ΑI	ΙZ	AT	ľ	NC		•	• •			•		•	• •	•	• •	•		•	.56	
		1.	Inn	er	Tr	af	fi	. C	Co	n	tr	01	16	<u>:</u>	Ι	n i	. 5	ia	1	iΖ	a	ti	С.	n.	•	.5	,
		2.	Tra	ffi	C	Со	n t	ro	11	.e	r	In	i1	t i	a I	1 2	a a	ti	. 0 1	n.	•	••	•			.60	2
		3.	Add	iti	on	al	I	ni	ti	. <u>a</u>	li	za	ti	ίο	n	Re	ęų.	ui	r	err	9	n t	;5	. •	•	.63	4
	Э.	PREE	SMPT	ΙŅ	ΤĿ	PR	UP	TS	• •	•	• •		•	• •	• •		•		•		•		•		•	.64	200
		1.	Phy	sic	al	P	re	er	pt	,	Ha	nd	16	e r	• •		•	• •	•		•	• •	•		•	.54	1+1
		2.	Vir	tua	1	Pr	ee	em Þ	t	H	ān	αı	€ 1	٠.	• •	• •	•					٠.	•			.66	-
	С.	IDL	E PR	DC.	SS	ES		• •	• •	•		• •	•	• •		• •	•	. •	•	• •		• •	•			.71	Ĺ
	r.	ADD	ITIO	NAI	. K	.ER	NΞ	EL	Rŀ	Ξ	ΙN	EM	E	۷T	s.	• •	•	• •	•	• •	•				•	.72	
	E.	SUM	1APY	• • •				• •		•	• •		•				•		•	• •			•		•	.74	, -
IV.	PFO(CESS	MAN	AGE	ME	NT	Ι	MI	ELE	<u>1</u> M	ΞN	TA	Τ.	ΙC	N.				•		•	٠.			•	.78	-
	A .	EVE	T M	ANA	.GE	R	MO	DU	1 7		• •	٠.	•	• •	• •		•	• •	•	• •	•		•		•	.78	71
		1.	Sup	por	t	Pr	0 0	ea	ur	·e	s.		•						•			• •	•		•	.79	
		2.	Rea	d				• •	٠.	•			•		. •		•	. •	•		•	• •	•	٠.	•	.£:	
		3.	Tic	ket	• •		• •			•		٠.	•		• •		•			• •	•		•		•	.51	L
		۷.	Awa	it.	٠.		• •			•			•		• •		•	• •	•	• •	•	• •			•	.8:	
		5.	Adv	anc	e.	• •			• •	•			•	• •		٠.	•			• •	•	• •			•	. ć ?	
	P.	TRAI	FFIC	CO	NT	RO	LL	ER	. X	101	DU	LE	•	• •			•	• •	•	• •	•			• •		.83	2
		1.	TC_	GET	WO	RK			• •	•							•	• •	•		•	• •	•		•	٤٤.	
		2.	TC_	AWA	ΙT		• •			•	• •			• •	• •		•		•	• •	•		•			.85	10
		3.	TC_	ADV	AN	CE													•	• •	•	• •				.26	



		4. Virtual_Preempt_Handler91
		5. Remaining Procedures91
	С.	DISTRIBUTED MEMORY MANAGER MODULE92
		1. MM_Read_Eventcount
		2. MM_Advance
		3. MM_Ticket94
		4. MM_Allocate94
	D.	GATE KEEPER MODULES
		1. User_Gate Module
		2. Kernel_Gate_Keeper Module98
	፻.	SUMMARY101
₹.	CON	CIUSION
	A .	FOILOW ON WORK
APP	ENDIX	AEVENT MANAGER LISTINGS
APP	ENDIE	BTRAFFIC CONTROLLER LISTINGS
APP	ENDIX	CDISTRIBUTED MEMORY MANAGER HISTINGS146
APP	ENDIX	DGATE KEEPER LISTINGS
APP	ENDIX	EECOTSTRAP LOADER LISTINGS
APP	ENDIX	FLIBRARY FUNCTION LISTINGS
APP	ENDIX	GINNER TRAFFIC CONTROLLER LISTINGS195
LIS	T OF	REFERENCES224
INI	TIAL 1	DISTRIBUTION LIST226



LIST OF FIGURES

1.	SASS System
2.	System Overview (Dual Host)
3.	Known Segment Table (KST)
4.	Active Process Table (APT)41
ō.	Virtual Processor Table (VPT)45
6.	Extended Instruction Set
7.	Kernel Databases
8.	Memory Management Unit (MMU) Image54
9.	Initial Process Stack
10.	Implementation Module Structure
11.	Advance Algorithm
12.	Program Status Area99



ACKNOWLEDGEMENT

This research is sponsored in part by the Office of Naval Pesearch Project Number NR 337-025, monitored ty Mr. Joel Trimble.

I am indebted to a number of people for the valuable support that I have received in this thesis effort. My thesis advisor, Lt. Col. Roger Schell, provided a wealth of knowledge and many nours of patient counseling. This thesis could not have been written without his enthusiastic guidance.

Thanks are also extended to my reader, Professor Lyle Cox, for his assistance and concern. Tim Wells sacrificed precious time in the final days of his thesis work to introduce me to the Zilog Developmental System providing the programming environment for this implementation. Gary Paker, Bob McDonnell, and Mike Williams provided excellent technical assistance, especially in helping me with the many nardware problems that I encountered in working with a new and unfamiliar system.

Finally, special thanks and appreciation go to my wife, Erenda, and my children. Christopher and Mark for their undying love, patience, and understanding. They always support me whatever the endeavor.



I. INTRODUCTION

This thesis addresses the implementation of process management functions for the Secure Archival Storage System or SASS. This system is designed to provide multilevel secure access to information stored for a network of possibly dissimilar host computer systems and the controlled sharing of data amongst authorized users of the SASS. Effective process management is essential to insure efficient use and control of the system.

Among the major accomplishments of the work reported here are the inclusion of provisions for efficient process creation and management. These functions are provided through the establishment of a system Traffic Controller and the creation of a virtual interrupt structure. An effective mechanism for inter-process communication synchronization is realized through an Event Manager that makes use of uniquely identified segments supported #y eventcount and sequencer primitives. A hardware controlled domain operational environment is created with the necessary interfacing between domains provided by a software "gate" mechanism. Additional support is provided through considerable work in the area of database initialization and a technique for limited dynamic memory allocation.



This implementation was completed on the commercial AMC Am96/4116 MonoBoard Computer with a standard Multibus interface.

A. BACKGROUND

The brief history of digital computers has been characterized by rapid advances in nardware technology and a continual increase in the number and variety of its applications. The advent of the microprocessor has enabled virtually every level of our society to make use of computer resources. Today's "desk top" microcomputers, costing less than a thousand dollars, have more computing power than the "giant" computers of the early 1950's that cost hundreds of times that amount.

These rapid advances in computer nardware technology have reversed the economics of the computer design environment. While hardware costs have decreased, the relative costs of the software required to effectively utilize this hardware has steadily increased until it now dominates the overall cost of a computer system. This economic reversal requires that developed software be logical, easy to read, relatively maintenance free, and easy to debug. Unfortunately, microcomputer operating systems and applications software tend to be highly specialized, thus failing to reasonably exploit the potential of the microprocessor.



As the usage of computers has expanded, expecially in the area of sensitive information handling, the need for information security has received greater recognition. While ad-hoc attempts have been made to provide internal computer security on larger systems, the problem of information security on microprocessors has been largely ignored to date.

In an attempt to address the above problems, O'Connell and Richardson [1] outlined a high level design for a microprocessor based secure operating system. The goal of this design was to provide information security, distributed processing, multiple protection domains, configuration independence, multiprocessing, and multiprogramming. Since all computer applications do not require such a broad and general operating system, the design provided for a family of operating systems. This allows a member of the family to incorporate only the subset of family functions needed for its specific application, while providing for future expansion. The SASS is a member of this operating system family:

A brief nistory of prior work done on the SASS is now provided. Parks [2] provided the design for the SASS Supervisor. The actual implementation of the Supervisor design has not been addressed to date. The initial design of the SASS Security Kernel was completed by Coleman [3]. The works of O'Connell and Richardson [1]. Parks [2]. and



Coleman [3] are available as a single publication from NTIS and DDC in a report prepared by Schell and Cox [21]. Further refinements of the Kernel design and partial Kernel implementation has been accomplished in three additional thesis efforts. Moore and Gary [4] provided the detailed design and partial implementation of the Memory Manager module. Design refinements for the Inner Traffic Controller and Traffic Controller modules as well as implementation of the Inner Traffic Controller was provided by Reitz [5]. Wells [6] provided implementation of the Segment Manager and Non-Discretionary Security modules as well as partial implementation of distributed Memory Manager functions. These design and implementation efforts provided the basis for the work described here.

B. BASIC CONCEPTS/DEFINITIONS

This section provides an overview of several concepts essential to the SASS design. Readers familiar with SASS or with secure operating system principles may wish to skip to the next section.

1. Process

The notion of a process has been viewed in many ways in computer science literature. Organick [7] defines a process as a set of related procedures and data undergoing execution and manipulation, respectively, by one of possibly several processors of a computer. Madnick and Donovan [8]



view a process as the locus of points of a processor executing a collection of programs. Reed [9] describes a process as the sequence of actions taken by some processor. In other words, it is the past, present, and future "history" of the states of the processor. In the SASS design, a process is viewed as a logical entity entirely characterized by an address space and an execution point. A process' address space consists of the set of all memory locations accessible by the process during its execution. This may be viewed as a set of procedures and data related to the process. The execution point is defined by the state of the processor at any given instant of process execution.

As a logical entity, a process may have logical attributes associated with it, such as a security access class, a unique identifier, and an execution state. This notion of logical attributes should not be confused with the more typical notion of physical attributes, such as location in memory, page size, etc. In SASS, a process is given a security access class, at the time of its creation, to specify what authorization it possesses in terms of information access (to be discussed in the next section). It is also given a unique identifier that provides for its identification by the system and is utilized for interaction among processes. A process may exist in one of three execution states: 1) running, 2) ready, and 3) blocked. In order to execute, a process must be mapped onto (bound to) a



pnysical processor in the system. Such a process is said to be in the "running" state. A process that is not mapped onto a physical processor, but is otherwise ready to execute, is in the "ready" state. A process in the "blocked" state is waiting for some event to occur in the system and cannot continue execution until the event occurs. At that time, the process is placed into the ready state.

2. Information Security

There is an ever increasing demand for computer systems that can provide controlled access to the data it stores. In this thesis, "information security" is defined as the process of controlling access to information based upon proper authorization. The critical need for information security should be clear. Banks and other commercial enterprises risk the theft or loss of funds. Insurance and credit companies are bound by law to protect the private or otherwise personal information they maintain on their customers. Universities and scientific institutions must prevent the unauthorized use of their often over-burdened systems. The Department of Defense and other government agencies must face the very real possibility that classified information is being compromised or that weapon systems are being tampered with. In fact, security related problems can be found at virtually every level of computer usage.

In the past, attempts have been made to identify the security weakness of computer systems by trial and error and



then fix them. However, Schell [10] has shown that security cannot be "added on" to an existing system with any degree of confidence that the resulting security system is impregnable. Security must be explicitly designed into a system from first principles. The key to achieving provable information security is realized in the concept of the "security kernel." Schell [11] provides a detailed discussion of the use of this concept in the methodical design of system security.

The security of computer systems processing sensitive information can be achieved by two means: external security controls and internal security controls. In the first case, security is achieved by encapsulating the computer and all its trusted users within a single security perimeter established by physical means (e.g., armed guards, fences, etc.) This means of security is often undesirable due to its added cost of implementation, the inherent risk of error-prone manual procedures, and the problem of trustworthy but error-prone users. Also, since all security controls are external to the computer system, the computer is incapable of securely handling data at differing security levels or users with differing degrees of authorization. This restriction greatly limits the utility of modern computers. Internal security controls rely upon the computer system to internally distinguish between multiple levels of information classification and user authorization. This is



clearly a more desirable and flexible approach to information security. This does not mean, nowever, that external security is not needed. The optimal approach would be to utilize internal security controls to maintain information security and external security controls to provide physical protection of our system against sabotage, theft, or destruction. The primary concern of this thesis is information security and will therefore center its discussion on the achievement of information security through implementation of the security kernel concept.

One might argue that a "totally secure" computer system is one that allows no access to its classified or otherwise sensitive information. Such a system would not be of much value to its users. Therefore, when we say that a system provides information security, it is only secure with respect to some specific external security established by laws, directives, or regulations. There are two distinct aspects of security policy: non-discretionary and discretionary. Each user (subject) of the system is given a label denoting what classification or level access the user is authorized. Likewise, all information or segments (objects) within the system are labelled with their classification or level of sensitivity. The non-discretionary security mechanism is responsible for comparing the authorization of a with the subject classification of an object and determining what access, if



any, should be granted. The DOD security classification system provides an example of the non-discretionary security policy and is the policy implemented in SASS. discretionary security policy is a refinement of the non-discretionary policy. As such, it adds a higher degree of restriction by allowing a subject to specify or restrict who may have access to his files. It must be emphasized that the discretionary policy is contained within non-discretionary policy and in no way undermines or substitutes for it. This prevents a subject from granting access that would violate the non-discretionary policy. example of discretionary security is provided by the DOD "need to know" policy. In SASS, the discretionary policy is implemented within the supervisor [2] by means of an Access Control List (ACL). There is an ACL maintained for every file in the system, which provides a list of all users authorized access to that file. Every attempt by a user access a file is first checked against the ACL and then checked against the non-discretionary security policy. The "least" or "most restrictive" access found in these checks is then granted to the user.

The relationship between the labels associated with the subject's access class (sac) and the object's access class (oac) is defined by a lattice model of secure information flow [12] as follows ("|" denotes "no relationship"):



- 1. sac = oac, read and write access permitted
- 2. sac > oac, read access permitted
- 3. sac < oac, write access permitted
- 4. sac | oac, no access permitted

In order to understand how these access levels are determined, it is necessary to gain an awareness of and consideration for several basic security properties.

The "Simple Security Property" deals with "read" access. It states that a subject may have read access only to those object's whose classification is less than or equal to the classification of the subject. This prevents a subject from reading any object possessing a classification higher than his own.

The "Confinement Property" (also known as "*-property") governs "write" access. It states that a user may be granted write access only to those objects whose classification is greater than or equal to the classification of the subject. This prevents a user from writing information of a higher classification (e.g., Secret) into a file of a lower classification (e.g., Unclassified). It is noted that while this property allows a user to write into a file possessing a classification higher than his own, it does not allow him access to any of the data in that file. The SASS design does not allow a user to "write up" to higher classified files. Therefore, in SASS, "sac < oac" denotes "no access permitted."



The "Compatibility Property" deals with the creation of objects in a hierarchical structure. In SASS, objects (segments) are hierarchically organized in a tree structure. This structure consists of nodes with a root node from which the tree eminates. The Compatibility Property states that the classification of objects must be non-decreasing as we move down the hierarchical structure. This prevents a parent node from creating a child node of a lower classification.

Several prerequisites must be met in order to insure that the security kernel design provides a secure environment. Firstly, every attempt to access data must invoke the Kernel. In addition, the Kernel must be isolated and tamperproof. Finally, the Kernel design must be verifiable. This implies that the mathematical model, upon which the Kernel is based, must be proved secure and that the Kernel is shown is to correctly implement this model.

3. Segmentation

Segmentation is a key element of a security Kernel based system. A segment can be defined as a logical grouping of information, such as a procedure, file or data area [8]. Therefore, we can redefine a process address space as the collection of all segments addressable by that process. Segmentation is the technique applied to effect management of those segments within an address space. In a segmented environment, all references within an address space require two components: 1) a segment specifier (number) and 2) the location (offset) within the segment.



A segment may have several logical and physical attributes associated with it. The logical attributes may include the segment's classification, size, or permissable access (read, write, or execute). These logical attributes allow a segment to nicely fit the definition of an object within the security kernel concept, and thus provide a means for the enforcement of information security. A segment's physical attributes include the current location of the segment, whether or not the segment resides in main memory or secondary storage, and where the segment's attributes are maintained by a segment descriptor. The segment descriptors for each segment in a process' address space are contained within a Descriptor Segment (viz., the MMU Image in SASS) to facilitate the memory management of that address space.

Segmentation supports information sharing by allowing a single segment to exist in the address spaces of multiple processes. This allows us to forego the maintenance of multiple copies of the same segment and eliminates the possibility of conflicting data. Controlled access to a segment is also enforced, since each process can have different attributes (read/write) specified in its segment descriptor. In the implementation of SASS, any segment which is shared, but has "read only" access by every process sharing it, is placed in the processor local memory supporting each of these processes rather than in the global memory. This implies the maintenance of multiple copies of



some snared segments. It is noted that the problem of "conflicting data" is avoided since this only applies to read only segments. This apparent waste of memory and nonuse of existing snaring facilities is justified by a design decision to provide maximum reduction of bus contention among processors accessing global memory. This reduction in bus contention is considered to be of more importance than the saving of memory space provided by single copy sharing of read only segments. This decision is also well supported by the occurrence of decreasing memory costs, which we have experienced in terms of high speed bus costs.

4. Protection Domains

The requirement for isolating the Kernel from the remainder of the system is achieved by dividing the address space of each process into a set of hierarchical domains or protection rings [13]. O'Connell and Richardson [1] defined three domains in the family of secure operating systems: the user, the supervisor, and the kernel. Only two domains are actually necessary in the SASS design since it does not provide extended user applications. The Kernel resides in the inner or most privileged domain and has access to all segments in an address space. System wide data bases are also maintained within the Kernel domain to insure their accessibility is only through the Kernel. The Supervisor exists in the outer or least privileged domain where its access to data or segments within an address space is restricted.



domains may be created through While protection hardware or software mechanisms, a hardware either implementation provides much greater efficiency. Current technology only provides for microprocessor the implementation of two domains. This two domain restriction does not support O'Connell and Richardson's complete family it is sufficient to allow hardware design. but implementation of the ring structure required by the SASS subset.

5. Abstraction

Dijkstra [14] has shown that the notion of abstraction can be used to reduce the complexity of a problem by applying a general solution to a number of specific cases. A structure of increasing levels of abstraction provides a powerful tool for the design of complex systems and generally leads to a better design with greater clarity and fewer errors.

Each level of abstraction creates a virtual hierarchical machine [8] which provides a set of "extended instructions" to the system. A virtual machine cannot make calls to another virtual machine at a higher level of abstraction and in fact is unaware of its existence. This implies that a level of abstraction is independent of any nigher levels. This independence provides for a loop-free design. Additionally, a higher level may only make use of the resources of a lower level by applying the extended instruction set of the lower level virtual machine.



Therefore, once a level of abstraction is created, any nigner level is only interested in the extended instruction set it provides and is not concerned with the details of its implementation. In SASS, once a level of abstraction is created for the physical resources of the system, these resources become "virtualized" making the higher levels of the design independent of the physical configuration of the system.

C. THESIS STRUCTURE

This thesis describes the implementation of the process management functions for the SASS. The design base for this implementation evolved from the secure family of operating systems designed by O'Connell and Richardson [1]. The programming language utilized in this implementation was PLZ/ASM assembly code [20].

Chapter I provided an introduction to the Secure Archival Storage System and a discussion of the basic concepts which underlie a secure operating system environment.

Chapter II will provide a discussion of the SASS design.

An overview of the entire SASS system is presented along with more detailed description of the modules comprising SASS and their associated databases.

Chapter III discusses the issues bearing on this implementation and the refinements made to previous SASS related work. A discussion concerning the initialization of



the databases utilized by the current SASS demonstration is also presented.

Chapter IV presents the implementation of process management (viz., the Traffic Controller, Event Manager, Distributed Memory Manager, and Gate Keeper stub modules). A description of design and implementation criteria, and decisions made during implementation are also discussed in this chapter.

Chapter V provides the conclusions reached, the status of the research, and recommendations relative to the continuation and extension of this work.

The appendices include the PLZ/ASM code for the modules implemented and refined. The complete program listings for the Secure Archival Storage System may be obtained from a report prepared by Schell and Cox [22].



II. SECURE ARCHIVAL STORAGE SYSTEM DESIGN

This chapter provides an overview of the SASS in its current design state. The intent of this summary is threefold. First, it is intended to provide an overall understanding of the SASS itself. Secondly, it will provide an interrelationship between the work done in this thesis and previous work performed on SASS. Lastly, it provides a current base upon which further SASS development can occur.

A. BASIC SASS OVERVIEW

The purpose of the Secure Archival Storage System is to provide a secure "data warehouse" or information pool which can be accessed and shared by a variable set of host computer systems possessing differing security classifications. The primary goals of the SASS design are to provide information security and controlled sharing of data among system users.

Figure 1 provides an example of a possible SASS usage. The system is used exclusively for managing an archival storage system and does not provide any programming services to its users. Thus the users of the SASS may only create, store, retrieve, or modify files within the SASS. The host computers are hardwired to the system via the I/O ports of the Z8001 with each connection having a fixed security



Host1 Toop Sector	Host2 S C e o c n r f e i t d e n t i a 1	Host3 Clool n f i d e n t i a l	Host4 UI n cI l a s i t i e d
SASS	Superv Kern		ary ge

Figure 1. SASS System



classification. Each nost must have a separate connection for each security level it wishes to work on (It is important to note that Figure 1 only represents the logical interfacing of the system. Specifically, the actual connection with the nost system must be interfaced with the Kernel as the I/O instructions for the port are privileged). In our example, Host #1 can create and modify only Top Secret files, but it can read files which are Top Secret, Secret. Confidential, or Unclassified. Likewise, Host #2 can create or modify secret files, using its secret connection or confidential files, using its confidential connection. Host #2 cannot create or modify Top Secret or Unclassified files.

In order to provide information security and controlled sharing of files, the SASS operates in two domains: (1) the Supervisor domain and (2) the Kernel domain. The SASS achieves this desired environment through a distributed operating, system design which consists of two primary modules: the Supervisor and the Security Kernel. Each host system connected to the SASS has associated with it two processes within the SASS which perform the data transfer and file management on behalf of that host. The host computer communicates directly with its own I/O process and File Manager process within the SASS.

We can use our notion of abstraction to present a system overview of the SASS. The SASS consists of four primary



levels of abstraction:

Level 3-The Host Computer Systems

Level 2-The Supervisor

Level 1-The Security Kernel

Level Ø-The SASS Hardware

A pictorial representation of this abstract system overview is presented in Figure 2. This representation is limited to a dual nost system for clarity and space restrictions. Note that the Gate Keeper module is in actuality the logical boundary between levels one and two and as such will be described separately.

Level 3, the nost computer systems, of SASS has already been addressed. It should be noted that the SASS design makes no assumptions about the host computer systems. Therefore each host may be of a different type or size (i.e.—micro, mini, or maxi—computer system). Furthermore, the necessary physical security of the host systems and their respective data links with the SASS is assumed.

B. SUPERVISOR

Level 2 of the SASS system is composed of the Supervisor domain. As already stated, the SASS consists of two domains. The actual implementation of these domains was greatly simplified since the 78001 microprocessor provides two modes of execution. The system mode, with which the Kernel was implemented, provides access to all machine instructions and






Figure 2. System Overview (Dual Host)



all segments within the system. The normal mode, with which the Supervisor was implemented, only provides access to a limited subset of machine instructions and segments within the system. Therefore, the Supervisor operates in an outer or less privileged domain than the Kernel.

The purpose of the Supervisor is to manage the data link between the host computer systems and the SASS by means of Input/Output control, and to create and manage the file hierarchy of each host within the SASS. These functions are accomplished via an Input/Output (I/O) process and a File Manager (FM) process within the Supervisor. A separate FM and I/O process are created and dedicated to each host at the time of system initialization.

1. File Manager Process

The FM process directs the interaction between the host computer systems and the SASS. It interprets all commands received from the Host computer and performs the necessary action upon them through appropriate calls to the Kernel. The primary functions of the FM process are the management of the Host's virtual file system and the enforcement of the discretionary security policy.

The virtual file system of the Host is viewed as a nierarchy of files which are implemented in a tree structure. The five basic actions which may be initiated upon a file at this level are: 1) to create a file, 2) to delete a file, 3) to read a file, 4) to store a file, and 5)



to modify a file. The FM process utilizes a FM Known Segment Table (FM_KST) as the primary database to aid in this management.

The FM process maintains an Access Control List (ACL) through which it enforces the discretionary security in SASS. The FM process initializes an ACL for every file in its Host's file system. The ACL is merely a list of all users that are authorized to access that file. The ACL is checked upon every attempt to access a file to determine its authorization. The user (host computer) directs the FM process as to what entries or deletions should be made the ACL, and as such, specifies who he wishes to have access to his file. As noted earlier, discretionary security is a refinement to the Non-Discretionary Security Policy and therefore can only be utilized to add further access restrictions to those provided by the Non-Discretionary Security. This prevents a user from granting access to a file to someone who otherwise would not be authorized access.

2. Input/Output Process

The I/O process is responsible for managing the input and output of all data between the nost computer systems and the SASS. The I/O process is subservient to the FM process and receives all of its commands from it. Data is transferred between the SASS and Host Computer systems in fixed size "packets". These packets are broken up into three



basic types: 1) a synchronization packet, 2) a command packet, and 3) a data packet. In order to insure reliable transmission and receipt of packets between the Host computer and the SASS, there must exist a protocol between them. Parks [2] provides a more detailed description of these packets, and a possible multi-packet protocol.

C. GATE KEEPER

The primary objective of the gate keeper is to isolate the Kernel and make it tamperproof. This goal is accomplished by reason of a software ring crossing mechanism provided by the gate keeper. In terms of SASS, this notion of "ring-crossing" is merely the transition from the Supervisor domain to the Kernel domain. As noted earlier, the gate keeper establishes the logical boundary between the Supervisor and the Kernel, and as a matter of course, it provides a single software entry point (enforced by hardware) into the Kernel. Therefore, any call to the Kernel must first pass through the gate keeper.

The gate keeper acts as a trap handler. Once it is invoked by a user (Supervisor) process, the hardware preempt interrupts are masked, and the user process' registers and stack pointer are saved (within the kernel domain). It then takes the argument list provided by the caller and validates these passed parameters to insure their correctness. To aid in the validation of these parameters, the gate keeper



utilizes the Parameter Table as a database. The Parameter table contains all of the permitted functions provided by the Kernel. These relate directly to the extended instruction set (viz., Supervisor calls) provided by the Kernel (these extended instructions will be described in the next section). If an invalid call is encountered by the gate keeper, an error code is returned, and the Kernel is not invoked. If a valid call is encountered by the gate keeper, the arguments and control are passed to the appropriate Kernel module.

Once the Kernel has completed its action on the user request, it passes the necessary parameters and control back to the gate keeper. At this point, the gate keeper determines if any software virtual preempt interrupts have occurred. If they have, then the virtual preempt handler is invoked vice the Kernel being exited (virtual interrupt structure is discussed in chapter III). Correspondingly, if a software virtual preempt has not occurred, then the return arguments are passed to the user process. The user process' registers and stack pointer (viz., its execution point) are restored and control returned to the Supervisor domain. A detailed description of the Gate Keeper interrace and implementation is provided in chapter IV.



D. DISTRIBUTED KERNEL

Level 1 of our abstract view of SASS consists of two components: the distributed Kernel and the non-distributed Kernel. These two elements comprise the Security Kernel of the SASS. The Security Kernel has two primary objectives: 1) the management of the system's nardware resources, and 2) the enforcement of the non-discretionary security policy. It executes in the most privileged domain (viz., the system mode of the Z8001) and has access to all machine instructions. The following section will provide a trief description of the distributed Kernel, its components, and the extended instruction set it provides. A discussion of the non-distributed Kernel will be given in the next section.

The distributed Kernel consists of those Kernel modules whose segments are contained (distributed) in the address space of every user (Supervisor) process. Thus, in effect, the distributed Kernel is shared by all user processes in the SASS. The distributed Kernel is composed of the Segment Manager, the Event Manager, the Non-Discretionary Security Module, the Traffic Controller, the Inner Traffic Controller, and the Distributed Memory Manager Module. The Segment Manager and the Event Manager are the only "user visible" modules in the distributed Kernel. In other words, the set of extended instructions available to user processes invoke either the Segment Manager or the Event Manager.



1. Segment Manager

The objective of the Segment Manager is the management of a process' segmented virtual storage. The Segment Manager is invoked by calls from the Supervisor domain via the gate keeper. Calls to the Segment Manager are made by means of six extended instructions provided by the segment manager. These extended instructions (viz., entry points) are: 1) CREATE_SEGMENT, 2) DELETE_SEGMENT, 3) MAKE_KNOWN, 4) TERMINATE, 5) SM_SWAP_IN, and 6) SM_SWAF_OUT. The extended instructions CREATE_SEGMENT and DELETE_SEGMENT add and remove segments from the SASS. MAKE_KNOWN and TERMINATE add and remove segments from the address space of a process. Finally, SM_SWAP_IN and SM_SWAP_OUT move segments from secondary storage to main storage and vice versa.

The primary database utilized by the Segment Manager is the Known Segment Table (KST). A representation of the structure of the KST is provided in rigure 3. The KST is a process local database that contains an entry for every segment in the address space of that process. The KST is indexed by segment number with each record of the KST containing descriptive information for a particular segment. The KST provides a mapping mechanism by which the segment number of a particular segment can be converted into a unique nandle for use by the Memory Manager. The Memory Manager will be discussed in the next section.



	Segment #	l l	l l	ll	l	l	
	MM Handle	Size	Acess Mode	In Core	Class	Mentor Seg No	Entry Number
Δ							

Figure 3. Known Segment Table (KST)



2. Event Manager

The purpose of the Event Manager is the management data which is associated with interprocess o f event communications within the SASS. This event data is implemented by means of eventcounts (a synchronization primitive discussed by Reed [15]). The Event Manager is invoked, via the Gate Keeper, by user processes residing in the Supervisor domain. There are two eventcounts associated with every segment existing in the Supervisor domain. These eventcounts (viz., Instance 1 and Instance 2) are maintained in a database residing in the Memory Manager. The Event Manager provides its management functions through its extended instruction set READ. TICKET. ADVANCE, and AWAIT, and in conjunction with the extended instructions TC ADVANCE TC AWAIT provided by the Traffic Controller (to be and discussed next). These extended instructions are based on mechanism of eventcounts and sequencers [15]. The Event the Manager verifies the access permission of every interprocess communication request through the Non-Discretionary Security Module. The extended instruction READ provides the current value of the eventcount requested by the caller. TICKET provides a complete time ordering of possibly concurrent events through the mechanism of sequencers. The Event Manager will be discussed in more detail in chapter IV.

3. Non-Discretionary Security Module

The purpose of the Non-Discretionary Security Module (NDS) is the enforcement of the non-discretionary security



policy of the SASS. While the current implementation of SASS represents the Department of Defense security policy, any security policy which may be represented through a lattice structure [12] may also be implemented. The NDS is invoked via its extended instruction set: CLASS_EQ and CLASS_GE. The NDS is passed two classifications which it compares and then analyzes their relationship. CLASS_EQ will return a true value to the calling procedure only if the two classifications passed were equal. The CLASS_GE instruction will return true if a given classification is analyzed to be either greater than or equal to another given classification. The NDS does not utilize a data base as it works only with the parameters it is passed.

4. Traffic Controller

The task of processor scheduling is performed by the traffic controller. Saltzer [16] defines traffic controller as the processor multiplexing and control communication section of an operating system. The current SASS design utilizes Reed's [9] notion of a two level traffic controller, consisting of: 1) a Traffic Controller (TC) and 2) an Inner Traffic Controller (ITC).

The primary function of the Traffic Controller is the scheduling (binding) of user processes onto virtual processors. A virtual processor (VP) is an abstract data structure that simulates a physical processor through the preservation of an executing process' attributes (viz., the



execution point and address space). Multiple VP's may exist for every physical processor in the system. Two VP's are permanently bound to Kernel processes (viz., Memory Manager and Idle) and as such are not in contention for process scheduling. These processes and their corresponding virtual processors are invisible to the TC. The remaining virtual processors are either idle or are temporarily bound to user processes as scheduled by the TC. The database utilized by the TC in process scheduling is the Active Process Table (APT). Figure 4 provides the structure of the APT.

The APT is a system-wide Kernel database containing an entry for every user process in the system. Since the current SASS design does not provide for dynamic process creation/deletion, a user process is active for the life of the system. Therefore, the size of the APT is fixed at the time of system generation. The APT is logically composed of three parts: 1) an APT neader, 2) the main body of the APT, and 3) a VP table. The APT header includes: 1) a Lock to provide for a mutual exclusion mechanism, 2) a Running List indexed by VP ID to identify the current process running on each VP, 3) a Ready List, which points to the linked list of processes which are ready for scheduling, and 4) a Blocked List, which points to the linked list of processes which are in the blocked state awaiting the occurrence of some event.

A design decision was made to incorporate a single list of blocked processes instead of the more traditional



Lock			
Running List	APT Entry #	 	
VP ID			
Ready List Head	APT Entry #		APT HEADER
Log_CPU_No			
Blocked List Hea			

Figure 4. Active Process Table (APT)



notion of separate lists per eventcount because of its simplicity and its ease of implementation. This decision does not appreciably affect system performance or efficiency the "blocked" list will never be very long. The VP table is indexed by logical CPU number and specifies the number of VP's associated with the logical CPU and its first VP in the Running List. The logical CPU number, obtained during system initialization, provides a simple means of uniquely identifying each physical CPU in the system. The main body of the APT contains the user process data required for efficient control and scheduling. NEXT AP provides linked list threading mechanism for process entries. The DBR entry is a handle identifying the process' Descriptor Segment which is employed in process switching and memory management. The ACCESS CLASS entry provides every process with a security label that is utilized by the Event Manager Segment Manager in the enforcement οť Non-Discretionary Security Policy. The PRIORITY and STATE entries are the primary data used by the Traffic Controller effect process scheduling. AFFINITY identifies the to logical CPU which is associated with the process. VP ID utilized to identify the virtual processor that is currently bound to the process. Finally, the EVENTCOUNT entries are utilized by the TC to manage processes which are blocked and awaiting the occurrence of some event. HANDLE identifies the segment associated with the event, INSTANCE specifies the



event, and COUNT determines which occurrence of the event is needed.

The Traffic Controller determines the scheduling order by process priority. Every process is assigned a priority at the time of its creation. Once scheduled, a process will run on its VP until it either blocks itself or it is preempted by a higher priority process. To insure that the TC will always have a process available for scheduling, there logically exists an "idle" process for every VP visible to the TC. These "idle" processes exist at the lowest process priority and, consequently, are scheduled only if there exists no useful work to be performed.

The Traffic Controller is invoked by the occurrence of a virtual preempt interrupt or through its extended instruction set: ADVANCE, AWAIT, PROCESS_CLASS, and GET_DBR_NUMBER. ADVANCE and AWAIT are used to implement the IPC mechanism envoked by the Supervisor. PROCESS_CLASS and GET_DBR_NUMBER are called by the Segment Manager to ascertain the security label and DBR handle, respectively, of a named process. A more detailed discussion of the TC is provided in chapters III and IV.

5. Inner Traffic Controller


The Inner Traffic Controller is the second part of our two-level traffic controller. Basically, the ITC performs two functions. It multiplexes virtual processors onto the actual physical processors, and it provides the



primitives for which inter-VP communication within the Kernel is implemented. A design choice was made to provide each physical processor in the system with a small fixed set of virtual processors. Two of these VP's are permanently bound to the Kernel processes. The Memory Manager is bound to the highest priority VP. Conversely, the Idle Process is bound to the lowest priority VP and, as a result, will only be scheduled if there exists no useful work for the CPU to perform. The primary database utilized by the ITC is the Virtual Processor Table (VPT). Figure 5 illustrates the VPT.

The VPT is a system wide Kernel database containing entries for every CPU in the system. The VPT is composed of four parts: 1) a neader, 2) a VP data table, 3) a message table, and 4) an external VP list. The header includes a LOCK (spin lock) that provides a mutual exclusion mechanism for table access, a RUNNING LIST (indexed by logical CPU #) that identifies the VP currently running the corresponding physical CPU, a READY LIST (indexed by logical CPU #) which points to the linked list of VP's which are in the "ready" state and awaiting scheduling on that CPU, and a FREE LIST which points to the linked list of unused entries in the message table. The VP data table contains the descriptive data required by the LTC to effectively manage the virtual processors. The DBR points within the MMU Image to the descriptor segment for the process currently running on the VP. PRI (Priority).








Figure 5. Virtual Processor Table (VPT)

Message List



STATE, IDLE FLAG, and PREEMPT are the primary data used by the ITC for VP scheduling. PREEMPT indicates whether cr not a virtual preempt is pending for the VP. The IDLE FLAG is set whenever the TC has bound an "idle" process to the VP. Normally, a VP with the IDLE FLAG set will not be scheduled by the ITC as it has no useful work to perform. In fact, such a VP will only be scheduled if the PREEMPT flag is set. This scheduling will allow the VP to be given (bound) to another process. PHYSICAL PROCESSOR contains an entry from the Processor Data Segment (PRDS) that identifies the physical processor that the VP is executing on. EYT VP ID is the identifier by which the VP is known by the Traffic Controller. A design choice was made to have the EXT VP ID equate to an offset into the External VP List. The External VP List specifies the actual VP ID (viz., VPT entry number) for each external VP identifier. This precluded necessity for run time calculation of offsets for the EXT VP ID. NEXT READY VP provides the threading mechanism for the "Ready" linked list, and MSG LIST points to the first entry in the Message Table containing a message for that VP. The Message Table provides storage for the messages generated in the course of Inter-Virtual Processor communications. MSG contains the actual communication being passed, while SENDER identifies the VP which initiated the communication. NEXT MSG provides a threading mechanism for multiple messages pending for a single VP.



The ITC is invoked by means of its extended instruction set: WAIT. SIGNAL, SWAP_VDBR. IDLE, SET_PREEMPT, and RUNNING_VP. WAIT and SIGNAL are the primitives employed in implementing the Inter-VP communication. SWAP_VDBR. IDLE, SET_PREEMPT, and RUNNING_VP are all invoked by the Traffic Controller. SWAP_VDBR provides the means by which a user process is temporarily bound to a virtual processor. IDLE binds the "Idle" process to a VP (the implication of this instruction will be discussed later). SET_PREEMPT provides the means of indicating that a virtual preempt interrupt is pending on a VP (specified by the TC) by setting the PREEMPT flag for that VP in the VPT. RUNNING_VP provides the TC with the external VP ID of the virtual processor currently running on the physical processor.

6. Distributed Memory Manager

The Distributed Memory Manager provides an interface structure between the Segment Manager and the Memory Manager Process. This interfacing is necessitated by the fact that Manager Process does not reside the Memory the Distributed Kernel and consequently is not included user process' address space. The primary functions performed in this module are the establishment of Inter-VP Communication between the VP bound to its user process VP permanently bound to the Memory Manager Process, the the manipulation of event data, and the dynamic allocation of available memory. The Distributed Memory Manager Module is



invoked by the Segment Manager through its extended instruction set: MM_CREATE_ENTRY, MM_DELETE_ENTRY, MM_ACTIVATE, MM_DEACTIVATE, MM_SWAP_IN, and MM_SWAP_OUT. These extended instructions are utilized on a one to one basis by the extended instruction set of the Segment Manager (e.g., SM_SWAP_IN utilizes (calls) MM_SWAP_IN). Wells [6] provides a more detailed description of this portion of the Distributed Memory Manager and the extended instruction set associated with it.

The Distributed Memory Manager is also invoked through its remaining extended instructions: MM_READ_EVENTCOUNT, MM_TICKET, MM_ADVANCE, and MM_ALLOCATE. These Distributed Memory Manager functions will be discussed in detail in chapter IV.

E. NON-DISTRIBUTED KERNEL

The Non-Distributed Kernel is the second element residing in Level 1 of our abstract system view of the SASS.

The sole component of the Non-Distributed Kernel is the Memory Manager Process.

1. Memory Manager Process

The primary purpose of the Memory Manager Process is the management of all memory resources within the SASS.

These include the local and global main memories, as well as the hard-disk based secondary storage. A dedicated Memory Manager Process exists for every CPU in the system. Each CPU



possesses a local memory where process local segments and shared, non-writeable segments are stored. There is also a global memory, to which every CPU has access, where the shared, writeable segments are stored. It is necessary to store these shared, writeable segments in the global memory to ensure that a current copy exists for every access.

The Memory Manager Process is tasked by other processes within the Kernel domain (via Signal and Wait) to perform memory management functions. These basic functions include the allocation/deallocation of local and global memory and of secondary storage, and the transfer of segments between the local and global memory and between secondary storage and the main memories. The extended instruction set provided by the Memory Manager Process includes: CREATE ENTRY, DELETE ENTRY, ACTIVATE, DEACTIVATE, SWAP IN, and SWAP_OUT. These instructions correspond one to one with those of the Distributed Memory Manager Module. The system wide data bases utilized by all Memory Manager Processes are the Global Active Segment Table (G AST), the Alias Table, the Disk Bit Map, and the Global Memory Bit Map. The processor local databases used by each Memory Manager Process are the Local Active Segment Table (L AST). and the Local Memory Bit Map. Gary and Moore [4] provide a detailed description of the Memory Manager, its extended instruction set, and its databases.



A summary of the extended instruction set created by the components of the Security Kernel is provided by Figure 6. One might question the prudence of omitting PHYS_PREEMPT_HANDLER and VIRT_PREEMPT_HANDLER (viz., the nandler routines for physical and virtual interrupts) from the extended instruction set as both of these interrupts may be raised (viz., initiated) from within the Kernel. A decision was made to not classify these handlers as "extended instructions" since they are only executed as the result of a physical or virtual interrupt and as such cannot be directly invoked (viz., "called") by any module in the system. A summary of the databases utilized by Kernel modules is presented in Figure 7.

F. SYSTEM HARDWARE

Level 0 of the SASS consists of the system hardware. This hardware includes: 1) the CPU, 2) the local memory, 3) the global memory, 4) the secondary storage (viz. hard disk), and 5) the I/O ports connecting the Host computer systems to the SASS. Since the SASS design allows for a multiprocessor environment, there may exist multiple CPU's and local memories. The target machine selected for the initial implementation of the system is the Zilog Z8001 microprocessor [17]. The Z8001 is a general purpose 16-bit. register oriented machine that has sixteen 16-bit general purpose registers. It can directly address 8M bytes of



MODULE	INSTRUCTION SET			
Segment Manager	Create_Segment*	Delete_Segment*		
	Make_Known*	Terminate*		
	SM_Swap_In*	SM_Swap_Out*		
Event Manager	Read*	Ticket*		
	Advance*	Await*		
Non-Discretionary Security	Class_EQ	Class_GE		
Traffic Controller	TC_Advance	TC_Await		
	Process_Class			
Inner Traffic Controller	Signal	Wait		
Controller	Swap_VDBR	Idle		
	Set_Preempt	Test_Preempt		
	Running_VF			
Distributed Memory Manager	MM_Create_Entry	MM_Delete_Entry		
Hemory ranager	MM_Activate	MM_Deactivate		
	MM_Swap_In	MM_Swap_Out		
Non-Distributed Memory Manager	Create_Entry	Delete_Entry		
Chora Lanaset	Activate	Deactivate		
	Swap_In	Swap_Out		

Figure 6. Extended Instruction Set

^{*} Denotes user visible instructions



DATABASE MODULE Gate Keeper Parameter Table Known_Segment_Table (KST) Segment Manager Traffic Controller Active Process Table (APT) Virtual_Processor_Table (VPT) Inner Traffic Controller Memory Management Unit Image (MMU) Global_Active_Segment_Table (G_AST) Memory Manager Local Active Segment Table (L AST) Disk_Bit_Map Global_Memory_Bit_Map

Local Memory Bit Map

Figure 7. Kernel Databases



memory, extensible to 48M bytes. The Z8001 architecture supports memory segmentation and two-domain operations. The memory segmentation capability is provided externally by the Zilog Z8010 Memory Management Unit (MMU). The Z8010 MMU [18] provides management of the Z8001 addressable memory, dynamic segment relocation, and memory protection. Memory segments are variable in size from 256 bytes to 644 bytes and are identified by a set of 64 Segment Descriptor Registers, which supply the information needed to map logical memory addresses to physical memory addresses. Each of the 64 Descriptor Registers contains a 16-bit base address field, an 8-bit limit field, and an 8-bit attribute Unfortunately, the 28001 hardware was not available for use during system development. Therefore, all work to date has completed through utilization of the Z8002 non-segmented version of the Z8000 microprocessor [17]. The actual hardware used in this implementation is the Advanced Micro Computers Am96/4116 MonoBoard Computer [19] containing the AmZ8002 sixteen bit non-segmented microprocessor. This computer provides 32K bytes of on-board RAM, 8k bytes of PROM/ROM space, two RS232 serial I/O ports, 24 parallel I/O lines, and a standard INTEL Multibus interface. The general structure of the design has preserved by simulation of the segmentation hardware in software. This software MMU Image (see Figure 8) is created as a database within the Inner Traffic Controller.






Figure 8. Memory Management Unit (MMU) Image



The MMU Image is a processor-local database indexed by DER_No. Each DBR_No represents one record within the MMU Image. Each record is an exact software copy of the Segment Descriptor Register set in the hardware MMU. Each element of this software MMU Image is in the same form utilized by the special I/O instructions to load the hardware MMU. Each DBR record is indexed by segment number (Segment_No). Each Segment_No entry is composed of three fields: Ease_Addr. Limit, and Attributes. Base_Addr is a 16-bit field which contains the base address of the segment in physical memory. Limit is an 8-bit field that specifies the number of contiguous blocks of memory occupied by the segment. Attributes is an 8-bit field representing the eight flags which specify the segment's attributes (e.g., "read", "execute", "write", etc.).

G. SUMMARY

An extended overview of the current SASS design has been presented in this chapter. The four major levels of abstraction comprising the SASS system have been identified and the major components of each level have been discussed. The extended instruction set provided by the SASS Kernel was also defined. With this background, the actual details of this implementation will be described in chapters III and IV.



III. IMPLEMENTATION ISSUES

Issues bearing on the implementation of process management and refinements made to existing modules are presented in this chapter. Process management for the SASS was provided through the implementation of the Traffic Controller Module, the Event Manager Module, the Distributed Memory Manager Module, and a Gate Keeper Stub (system trap). Additionally, since a demonstration/testbed was integral to the testing and verification of the implementation, it was necessary to complete other supportive tasks. These supportive tasks included limited Kernel database initialization, revised preempt interrupt handling mechanisms, Idle process definition and structure, and additional refinements to existing modules.

A. DATABASE INITIALIZATION

Previous work on SASS has relied on statically built databases, which proved to be sufficient for demonstration of a single processor, single nost supported system. In the current demonstration, multiple nosts are simulated, and the Kernel data structures have been refined to represent a multiprocessor environment. Since a multiprocessor system was unavailable at the time of this demonstration, several "runs" were made and traced, using different logical CPU



numbers, to snow the correctness of this structure. Due multiprocessor representation and simulation multiple hosts, the use of statically built Kernel databases was no longer convenient. Therefore, it became necessary to provide initialization routines for the dynamic creation of those Kernel databases required for this implementation. While it was not the intent of this effort to implement system initialization, care was taken in the writing of initializing routines so that they might be utilized these in the system intialization implementation with, hopefully, minimal refinement. Patabase initialization was restricted to those databases existing in the Inner Traffic Controller and the Traffic Controller. Limited elements of the Known Segment Table (KST) and Global Active Segment Table (G AST) were also created for demonstration purposes.

1. Inner Traffic Controller Initialization

A "Bootstrap Loader" Module, which logically exists at a higher level of abstraction within the Kernel, was created to initialize the databases of the Inner Traffic Controller. This initialization includes the creation of: 1) the Processor Data Segment (PRDS), 2) an MMU Map. 3) Kernel domain stack segments for Kernel processes, 4) allocation and updating of MMU entries for Kernel processes, and 5) Virtual Processor Table (VPT) entries.

The PRDS was loaded with constant values that specify the physical CPU ID, logical CPU ID, and number of



VP's allocated to the CPU. A design decision was made to allocate logical CPU ID's in increments of two (beginning with zero) so that they could be used to directly access lists indexed by CPU number. The MMU map, constructed as a "byte" map, was created to specify allocated and free MMU Image entries.

A separate procedure, CREATE_STACK, was created to establish the initial Kernel domain stack conditions for Kernel processes. A discussion and diagram of these initial stack conditions is presented in the next section. ALLOCATE MMU checks the MMU Map and allocates the next availabe MMU entry to the process being created. The PRDS is inserted in the allocated MMU entry and the DER number is returned to the calling procedure. The DBR number (nandle) merely the offset of the DBR in the MMU Image. Since the ITC deals with an address rather than a handle, a procedure, GET DBR ADDR, was created to convert this offset into a physical address. UPDATE MMU IMAGE is the procedure which creates or modifies MMU Image entries. UPDATE MMU IMAGE accepts as arguments the DBR number, segment number, segment attributes, and segment limits. To facilitate process switching and control, various process segments must possess the same segment number system wide. This is accomplished initialization through the use oť. UPDATE MMU IMAGE procedure. In the ITC, these segments include the PRDS (segment number zero) and the Kernel stack segment (segment number one).



The final task required in ITC intialization is the creation of the VPT. The VPT header is initialized with the "running" and "ready" lists pointers set to a 'nil' state, and the "free" list pointer set to the first entry in the message table. Virtual Processor entries are inserted in the main body of the VPT by the UPDATE VP TABLE procedure. Entries are first made for the VP's permanently bound to the Memory Manager and Idle processes. The VP bound to the MM process is given a priority of 2 (highest), and the VP bound to the Idle process is given a priority of @ (lowest). The External VP ID for both of these VP's is set to "nil" as they are not visible to the Traffic Controller. remaining VP's allocated to the CPU (viz., TC visible VP's) are then entered in the VPT with a priority of 1 (intermediate), and their "idle" and "preempt" flags are set. The preempt flag is set for these TC visible VP's to insure proper scheduling by the Traffic Controller. The DBR for these remaining VP's is initialized with the Idle process DBR. A discussion of "idle" processes and VP's will be provided later in this chapter. The External VP ID for each TC visible VP is merely the offset of the next available entry in the EXTERNAL VP LIST. This External VP ID is entered in the VPT, and the corresponding VP ID (viz., VPT Entry #) is entered in the EXTERNAL VP LIST.

Once these VPT entries have been made, it is necessary to set the state of each VP to "ready" and thread



them (by priority) into the appropriate ready list. A VPT threading mechanism was provided by Reitz [5] in procedure MAKE_READY. However, it was desired to have a more general threading mechanism that could be used for other lists. Procedure LIST_INSERT was created to provide this general threading mechanism. LIST_INSERT is logically a "library" function that exists at the lowest level of abstraction in the Kernel. This function threads an object into a list (specified by the caller) in order of priority, and then sets its state as specified by the calling parameters.

Once the "Bootstrap Loader" has completed ITC initialization, it passes control to the ITC GETWORK procedure to begin VP scheduling.

2. Traffic Controller Initialization

The initialization routines for the TC include TC_INIT, .CREATE_PROCESS, and CREATE_KST. These routines are called from the Memory Manager process. The MM process was chosen to initiate these routines as it is bound to the nighest priority VP and will begin running immediately after the Inner Traffic Controller is initialized. Procedure MM_ALLOCATE was written to allocate memory space for data structures during initialization (viz., Kernel stacks, user stacks, and KST's). Memory space is allocated in blocks of 100 (hex) bytes. MM_ALLOCATE is merely a stub of the memory allocating procedure designed by Moore and Gary [4].



It was necessary to pass long lists of arguments to the TC for initialization purposes. To aid in this passing of parameters, a data structure template was used. This template was created by declaring the parameters as a data structure in both the sending and receiving procedures, and then imaging this structure at absolute address zero. The process' stack pointer was then decremented by the size of the parameter data structure, and the parameters were loaded into this data structure indexed by the stack pointer. This template made it very easy to send and receive long argument lists using the process' stack segment.

TC_INIT initializes the APT header and virtual interrupt vector (discussed later). Each element of the running list is marked "idle", the ready and blocked lists are set to "nil", and the number of VP's and first VP for each CPU are entered in the VP table. The address of the virtual preempt handler is then passed to the ITC procedure CREATE_INT_VEC for insertion in the virtual interrupt vector.

entries in the APT. ALLOCATE_MMU is called to acquire a DPR number, and an APT entry is created with the process descriptors (viz., parameters). The process is then declared "ready" and threaded into the approciate ready list by calling the threading function, LIST_INSERT. A user stack is allocated and UPDATE MMU_IMAGE is called to include the user



stack in the MMU as segment number three. The user stack contains no information or user process initialization parameters (viz., execution point and address space) as all processes are initialized and begin execution from the Kernel domain. Next, a Kernel domain stack is allocated and included in the MMU Image. A design decision was made to initialize the Kernel stacks for user processes with the same structure as the Kernel process' stacks. The rationale for this decision is presented in the next section. As a result of this decision, it became possible to use the CREATE_STACK procedure in building Kernel domain stacks for both Kernel and user prosesses. CREATE_STACK was therefore used as a library function and placed in the library module with LIST-INSERT.

Finally, a Known Segment Table (KST) stub is created to provide a means of demonstrating the mechanism provided by the eventcounts and sequencers for interprocess communication (IPC) and mutual exclusion. Space for the process' KST is created by calling MM_ALLOCATE. The KST is then included in the process' address space, as segment number two, by UPDATE_MMU_IMAGE. Initial entries are made in the Known Segment Table by procedure CREATE_KST. CREATE_KST makes an entry in the KST for the "root" and marks the remaining KST entries as "available." The Unique_ID portion of the root's handle (viz., upper two words) is initialized as -1 (for convenience) and the G_AST entry number portion of the handle (viz., lowest word) is initialized with zero.



3. Additional Initialization Requirements

As already mentioned, the Memory Manager Process prepares the arguments utilized by TC_INIT, CREATE_PROCESS, and CREATE KST for TC initialization and user process creation. Additionally, the MM process creates a Global Active Segment Table (G AST) stub utilized for demonstration of event data management. The G_AST stub is declared in a separate module (viz., the DEMO DATABASE Module) with the format prescribed by Moore and Gary [4]. However, the only fields initialized and utilized by this implementation are UNIQUE ID. SEQUENCER. INSTANCE 1. and INSTANCE 2. eventcounts and sequencer fields are initialized as zero whenever an entry is created in the G AST. The UNIQUE ID is created just to support this demonstration and does not reflect the Segment's unique identifier as Specified by Moore and Gary [4]. In this demonstration, UNIQUE ID is built with the parameters passed to MM ACTIVATE. The first word in UNIQUE ID is the G AST entry number of the segment's parent, and the second word is the segment's entry number into the alias table. The UNIQUE ID together with the offset of the segment's entry in the G AST comprise the segment HANDLE maintained in the KST. The first entry in the G AST is reserved for the root, and is initialized with an Unique ID of minus one (-1). It should be noted that any call to MM_ACTIVATE for a segment already possessing an entry in the G AST will not effect any changes to that



entry. This is to insure that a single G_AST entry exists for every segment as specified by Moore and Gary [4].

B. PREEMPT INTERRUPTS

Various refinements were made in the handling of both physical (nardware) and virtual (software) preempt interrupts. A hardware preempt is a non-vectored interrupt that invokes the virtual processor scheduling mechanism (viz., ITC GETWORK). A virtual preempt is a software vectored interrupt that invokes the user process scheduling mechanism (viz., TC_GETWORK). This implementation provides the notion of a virtual interrupt that closely mirrors the behavior of a hardware interrupt. In particular, there are similar constructs for initialization of a nandler, invokation of a handler, masking of interrupts, and return from a handler. As with most hardware interrupts, a virtual interrupt can occur only at the completion of execution for an "instruction," where each kernel entry and exit for a process delimit a single "virtual instruction."

1. Physical Preempt Handler

The physical preempt handler resides in the virtual processor manager (viz., Inner Traffic Controller). The functions it perform are: 1) save the execution point, 2) invoke ITC GETWORK, 3) check for virtual preempt interrupts, 4) restore the execution point, and 5) return control via the IRET instruction. Reitz [5] included the hardware



preempt nandler in ITC GETWORK by establishing two entry points and two exit points, one for a regular call to GETWORK and another for the preempt interrupt. He separate procedure, TEST PREEMPT, that was used to check for the occurrence of virtual preempt interrupts. This structure works nicely, but it requires some means of determining how GETWORK was invoked so that the proper exiting mechanism used. This was resolved by incorporating a preempt interrupt flag in the status register block of every process' Kernel domain stack segment. A design decision was made to restructure the hardware preempt handler into a single and separate procedure, PHYS_PREEMPT_HANDLER. This allowed GETWORK to have a single entry and exit point, and it did away with the necessity of maintaining a preempt interrupt the process stacks. PHYS PREEMPT HANDLER flag in constructed from the preempt handling code in GETWORK procedure TEST PREEMPT. TEST PREEMPT was deleted from the ITC as its functions were performed by PHYS PREEMPT-HANDLER.

A further refinement was made to the hardware preempt handler dealing with the method by which the virtual preempt handler was invoked. Reitz [5] invoked the virtual preempt handler from TEST_PREEMPT by means of the "call" instruction. Since the virtual preempt handler logically exists at a higher level of abstraction than the ITC, this invocation violated our notion of only allowing "calls" to lower or equal abstraction levels. However, this deviation



necessitated by the absence of a virtual interrupt was structure. This problem was alleviated by creating a virtual interrupt vector in the ITC that is used in the same way as the hardware interrupt vector. The virtual preempt was given a virtual interrupt number (zero). The virtual interrupt nandler is then invoked by means of a "jump" through the virtual interrupt vector for virtual interrupt number 0. This invocation occurs in the same manner that the nandlers for hardware interrupts are invoked. The virtual interrupt vector is created by procedure CREATE INT VEC. CREATE INT VEC accepts as arguments a virtual interrupt number and the address of the interrupt handler. The creation of the virtual preempt entry in the virtual interrupt vector is accomplished at the time of the Traffic Controller initialization by TC INIT.

2. Virtual Preempt Handler

The virtual preempt handler (VIRT_PREEMPT_HANDLER) resides in the user process manager (viz., the Traffic Controller). The functions performed by VIRT_PREEMPT_HANDLER are: 1) determine the VP ID of the virtual processor being preempted, 2) invoke the process scheduling mechanism (viz., TC_GETWORK), and 3) return control via a virtual interrupt return. The correct VP ID is obtained by calling RUNNING_VP in the ITC. The Active Process Table is then locked, and the state of the process running on that VP is changed to "ready." At this time, process scheduling is effected by



the APT is unlocked and control is returned via a virtual interrupt return. This virtual interrupt return is merely a jump to the PREEMPT_RET label in the nardware preempt nandler (This jump emulates the action of the IRET instruction for a nardware interrupt return). This label is the point at which the virtual preempt interrupts are unmasked.

All Kernel processes are initialized to appear as though they are returning from a nardware preempt interrupt. All user processes initially appear to be returning from a virtual preempt interrupt. Therefore, the initial conditions of a process' Kernel domain stack is largely influenced by the stack manipulation of the preempt handlers. Figure 9 illustrates the initial Kernel domain stack structure for all system processes.

The initial Kernel Flag Control Word (FCW) value is "5000", indicating non-segmented code, system mode of operation, non-vectored interrupts masked, and vectored interrupts enabled. The Current Stack Pointer value is set to the first entry in the stack (viz., SP). The IRET Frame is the portion of the Kernel stack affected by the IRET instruction. The first element, Interrupt ID (set to "FFFF") is merely popped off of the stack and discarded. The next element, Initial FCW, is popped and placed in the system Flag Control Word. Initial FCW is set to "5000" for Kernel






Figure 9. Initial Process Stack



processes and "1800" (indicating normal mode with all interrupts enabled) for user processes. The final element of the IRET frame, Initial IC is popped off of the stack and placed in the program counter (PC) register. This value is initialized as the entry address of the process in question.

The "register" entries on the Stack represent initial register contents for the process at the beginning of its execution. Since the Kernel processes (viz., MM and Idle) do not require any specific initial register states, their entries reflect the register contents at the time of stack creation. Initial register conditions are used to provide initial "parameters" required by the user processes. This will depend largely upon the parameter passing conventions of the implementation language. The means for register initialization was provided through CREATE PROCESS; however, the only initial register condition used for the user processes in this demonstration was register #13. Register #13 was used to pass the user ID/Host number of the process created. This value is utilized by the user process activating the segment used for inter-process communication between a Host's File manager and I/O processes. Another logical parameter passed to the user processes is the root segment number. This did not require a register for passing in the demonstration as it is known to be the first entry in the KST for all processes. The N S P entry on the stack represents the initial value of the



normal stack pointer. For user processes, this value is obtained when the Supervisor domain stack for that process is created. For Kernel processes, this value is set to "FFFF" since they execute solely in the Kernel domain and have no Superivsor domain stack. The Preempt Return Point specifies the address where control will be passed once the process' VP is scheduled and the "return" from ITC GETWORK is executed. For Kernel processes, this is the point within the hardware preempt handler where the virtual processor table is unlocked. For user processes, this is the point within the virtual preempt handler where the Active Process Table is unlocked.

It is important to note that if the APT was not unlocked when a user process began its initial execution, the system would become deadlocked and no further process scheduling could occur. It should be further noted that the initial stack conditions for user processes do not reflect a valid history of execution. The "normal" history of a user process returning from ITC GETWORK after a virtual preempt interrupt would reflect the passing of control through SWAP_VDBR and TC_GETWORK to the point in the virtual preempt handler where the APT is unlocked. Another "possible" nistory could reflect the occurrence of a nardware preempt interrupt at the point in the virtual preempt handler where the APT is unlocked. Such a nistory would be depicted by replacing the current top of the stack with the return point



into the hardware preempt handler (viz., at the point of virtual preempt interrupt unmasking) and an additional hardware preempt interrupt frame whose IC value in the IRET frame is the point in the virtual preempt handler where the APT is unlocked. The current initial stack condition for user processes was chosen for its ease of understanding and its clear depiction of the fact that the structure of a Kernel domain stack is the same for both Kernel and user processes.

C. IDLE PROCESSES

In the SASS design, there logically exists a Kernel domain "Idle" process for every physical processor in the system and a Supervisor domain "Idle" process for every "TC visible" virtual processor in the system. These processes are necessary to insure that both the VP scheduler (viz., ITC GETWORK) and the process scheduler (TC_GETWORK) will always have some object to schedule, hence precluding any CPU or VP from ever having an undefined execution point. Since the Kernel domain Idle process performs no useful work, it could be included within the ITC by means of an infinite looping mechanism. The Kernel Idle process was maintained separately, however, as it is hoped that future work on SASS will provide this Idle process with some constructive purpose (e.z., performing maintenance diagnostics).



The Supervisor domain Idle processes (nereafter referred as TC Idle processes) are scheduled (bound) on VP's when to there are no user processes awaiting scheduling. Since a TC Idle process performs no user constructive work, we do not want any VP executing a TC Idle process to be bound to a physical processor. In other words, a VP bound to a TC Idle process assumes the lowest system priority (represented by the "idle flag"). Therefore, any such VP will have its idle flag set and will not be scheduled unless it receives a virtual preempt interrupt. Such an interrupt will allow the VP to be rescheduled by the Traffic Controller. It should be obvious, at this point, that a TC Idle process will never actually begin execution on a real processor. This knowledge allowed a design decision to be made to only simulate the existence of TC Idle processes. At the TC level, this was accomplished by a constant value, IDLE_PROC, that was used as a process ID in the APT running list, thus precluding the necessity of any "Idle" entries in the APT. At the ITC level, any VP marked "Idle" (viz., the idle flag set) was given the DPR number (viz., address space) of the Kernel Idle process solely to provide the use of a Kernel domain stack for rescheduling of the VP.

D. ADDITIONAL KERNEL REFINEMENTS

In addition to those already discussed, several other refinements to existing Kernel modules were effected in this



implementation. One of these refinements deals with the way virtual processors are identified by the Traffic Controller. In the current implementation, all TC visible virtual processors are given an External VP ID which corresponds to its entry number in an External VP List. This required a modification to the ITC procedure RUNNING_VP. The benefits derived from this refinement included the ability to directly access the External VP ID in the Virtual Processor Table vice the requirement of a run time division to compute its value and the ability to use the External VP ID as an index into the TC running list.

Refinements were also made to the existing Memory Manager, File Manager, and IO process stuts used for demonstration purposes. These refinements were largely associated with the eventcount and sequencer mechanisms utilized in this implementation. The current status of these processes is provided in a report by Schell and Cox [22].

The remaining refinements deal largely with the MMU Image. In Moore and Gary's [4] design, the MMU Image was managed by the Memory Manager process. This was largely because the MMU Image is a processor local database and would seem well suited for management by the non-distributed Kernel. In fact, the MMU Image is utilized mainly by the ITC for the multiplexing of process address spaces. Therefore, in the current design, the MMU Images are maintained by the Inner Traffic Controller. However, the MMU header proposed



by Moore and Gary (viz., the BLOCKS_USED and MAXIMUM_AVAILABLE_BLOCKS fields) was retained in the Memory Manager as it is used strictly in the management of a process' virtual core and is not associated with the hardware MMU.

In Wells' design [6], the Traffic Controller used the linear ordering of the DFR entries in the MMU Image as the DBR handle (viz., 1,2,3...). This required a run time division operation to compute the DBR number, and a run time multiplication operation, by MM_GET_DBR_VALUE, to recompute the DBR address for use by the ITC. In the current design, the offset of the DBR entry in the MMU Image (obtained at the time of MMU allocation) is used as the DBR handle in the Traffic Controller. Furthermore, SWAF VDBR was refined to accept a DBR handle rather than a DBR address to preclude the necessity of the Traffic Controller having to deal with MMU addresses. DER addresses are computed only within the ITC (viz., by procedure GET DBR ADDR) by adding the value of the DBR handle to the base address of the MMU Image. Since DBR addresses are now used solely within the ITC, procedure MM GET DBR VALUE was no longer needed and was deleted from the Memory Manager.

E. SUMMARY

The primary issues addressed in this thesis effort have been presented in this chapter. Aside from the process



management functions, this description included a mechanism for limited Kernel database initialization, a revised preempt interrupt handling mechanism, the creation of a virtual interrupt structure, a definition of "idle" processes and their structure, and a discussion of the minor refinements effected in existing SASS modules. A detailed description of the implementation of process management functions for the SASS is presented in the next chapter.



IV. PROCESS MANAGEMENT IMPLEMENTATION

The implementation of process management functions and a gate keeper stub (system trap) is presented in this chapter. implementation is discussed in terms of the Event Manager, Traffic Controller, Distributed Memory Manager, User Gate, and Kernel Gate Keeper modules. A block diagram depicting the structure and interrelationships of these modules is presented in figure 10. Support in developing the 28000 machine code for this implementation was provided by a Zilog MCZ Developmental System operating under the R10 operating system. The Developmental System provided disk file management for a dual drive, hard sectored floppy disk, line oriented text editor, a PLZ/ASM assembler, a linker and a loader that created an executable image of each Z8000 load module. An upload/download capability with Am96/4116 MonoBoard computer was also provided. This capability, along with the general interfacing of the Am96/4116 into the SASS system, was accomplished in a concurrent thesis endeavor by Gary Baker. Baker's work relating to hardware initialization in SASS. will published upon completion of his thesis work in June 1981.






Figure 10. Implementation Module Structure



A. EVENT MANAGER MODULE

The eventcount and sequencer primitives [15], which are system-wide objects, collectively comprise the event data of SASS. As mentioned earlier, this event data is tied directly to system segments and is stored in the Global Active Segment Table. There are two eventcounts and one sequencer for every segment in the system. These objects are identified to the Kernel in user calls by specification of a segment number. Once this segment number is identified by the Kernel, the segment shandle can be obtained from the process' Known Segment Table. The segment handle identifies the particular entry in the G_AST containing the event data desired.

The Event Manager module manages the event data within the system and provides the mechanism for interprocess communication between user processes. The Event Manager consists of six procedures. Four of these (Advance, Await, Read. and Ticket) represent the four user extended instructions provided by the Event Manager. The remaining two procedures provide internal computational support to include necessary security checking. The Event Manager is invoked solely by user processes, via the Gate Keeper, through utilization of the extended instruction provided. For every Event Manager extended instruction invoked by a user process, the non-discretionary security is verified by comparing the Security access classification of



the process invoking the instruction with the classification of the object (segment) being accessed. Access to the user process' Known Segment Table is required by the module in order to ascertain the segment handle and security class for a given segment number. The PLZ/ASM assembly language listing for the Event Manager module is provided in Appendix A. A more detailed discussion of the procedures comprising the Event Manager follows.

1. Support Procedures

The procedures GET_HANDLE and CONVERT_AND_VERIFY provide internal support for the Event Manager and are visible to the user processes. Procedure CONVERT AND VERIFY invoked by the four procedures representing the instruction set of the Event Manager. The input parameters to CONVERT AND VERIFY are a segment number and a requested (viz., read or write). CONVERT AND VERIFY mode of access returns a pointer to the segment's handle and a success code. Procedure GET HANDLE is invoked solely CONVERT AND VERIFY. The input parameter to GET HANDLE is the Segment number received as input by CONVERT AND VERIFY. GET_HANDLE returns a pointer to the segment's handle, a pointer to the segment's security classification, and a success code. A discussion of the functions provided by these support procedures follows.

Procedure GET_HANDLE translates the segment number, received as input, into a KST index number and verifies that



resulting index number is valid. Next the base address process' KST is obtained from procedure o f ITC_GET_SEG_PTR. The KST index number is then converted into a KST offset value and added to the base address to obtain the appropriate KST entry pointer for the segment in question. A verification is then made to insure that the referenced segment is "known" to the process. If the segment not known, an error message is returned i 5 CONVERT AND VERIFY. Otherwise, a pointer to the segment's handle is obtained to identify the Segment to the memory manager. A pointer to the segment's security class entry in the KST is also returned for use in appropriate security cnecks.

Procedure CONVERT_AND_VERIFY provides the necessary non-discretionary security verification for the extended instruction set of the Event Manager. Procedure GET_HANDLE is invoked for segment number verification and to obtain pointers to the segment's handle and security class. If GET_HANDLE returns with a successful verification, the process' security class is compared to the segment's security class to verify the mode of access requested. A request for "write" access causes invocation of the CLASS_EQ function in the Non-Discretionary Security Module to insure that the security classification of the process is equal to the classification of the eventcount or sequencer, which is the same as that of the segment. Otherwise, the CLASS_GE



function is called to verify that the process has read access. If the appropriate security check is unsuccessful, an error code is returned by CONVERT_AND_VERIFY. Otherwise, the segment handle is returned along with a success code of "succeeded" indicating that the user process possesses the necessary security clearance to complete execution of the extended instruction.

2. Read

Procedure READ ascertains the current value of a user specified eventcount and returns its value to the caller. The input parameters to READ are a segment number and an instance (viz., an event number). CONVERT_AND_VERIFY is invoked with a "read" access request to obtain the segment's handle and necessary verification. "Read" access is sufficient for this operation as it only requires observation of the current eventcount value and performs no data modification. If verification is successful, procedure MM_READ_EVENTCOUNT is called to obtain the eventcount value.

3. Ticket

Procedure TICKET returns the current sequencer value for the segment specified by the user. CONVERT_AND_VERIFY is called with a request for write access to obtain verification and the segment handle. Write access is required because once the sequencer value is read it must be incremented in anticipation of the next ticket request. Once verification is complete, MM TICKET is invoked to obtain the



sequencer value that is returned to the user process. It is noted that every call to TICKET for a particular segment number will return a unique and time ordered sequencer value. This is because the sequencer value may only be read within MM_TICKET while the G_AST is locked, thereby preventing simultaneous read operations. Futhermore, once the sequencer value is read it is incremented before the G_AST is unlocked.

4. Await

Procedure AWAIT allows a user process to block itself until some specified event has occurred. parameters to AWAIT include a segment number and instance, which identify a particular event, and a user specified value which identifies a particular occurrence of the event. Verification of read access and a pointer to the segment's handle is obtained from procedure CONVERT AND VERIFY. Procedure TC AWAIT is invoked to effect the actual waiting for the event occurrence. TC AWAIT will not return to AWAIT until the requested event has occurred. It is noted that AWAIT makes no assumptions about the event value specified by the user. Therefore, the Kernel cannot guarantee that the event specified by the user will ever occur; this is the responsibility of other cooperating user processes.

5. Advance

Procedure ADVANCE allows a user process to broadcast the occurrence of some event. This is accomplished by



incrementing the value of the eventcount associated with the event that has occurred. The parameters to ADVANCE include a segment number and instance which identify a particular event. The calling process must have write access to the identified segment as modification of the eventcount is required. Verification of write access and a pointer to the segment's handle is obtained through procedure CONVERT_AND_VERIFY. Procedure TC_ADVANCE is invoked to perform the actual broadcasting of event occurrence.

B. TRAFFIC CONTROLLER MODULE

primary functions of the Traffic Controller module are user process scheduling and support of the inter-process communication mechanism. The Traffic Controller is invoked by the occurrence of a virtual preempt interrupt and by the Event Manager and the Segment Manager through the extended instruction set: TC_Advance, TC_Await, Process_Class, and Get DBR NUMBER. The Traffic Controller module is comprised nine procedures. Four of these procedures represent the of extended instruction set of the Traffic Controller. A detailed discussion of six of the procedures contained in Traffic Controller module is presented below. remaining three procedures (viz., TC_INIT, CREATE_PRCCESS, and CREATE KST) were described in chapter three. The PLZ/ASM assembly language source code listings for the Traffic Controller module is provided in Appendix E.



1. TC Getwork

Procedure TC GETWORK provides the mechanism for user process scheduling. The input parameters to TC GETWORK are the VP ID of the virtual processor to which a process will be scheduled and the logical CPU number to which the virtual processor telongs. The determination of which process to schedule is made by a looping mechanism that finds the first "ready" process on the ready list associated with the current logical CPU number. Processes appear in the ready list by order of priority. This looping mechanism is required as both "running" and "ready" processes are maintained on the ready list. This ready list structure was chosen to simplify the algorithm provided in procedure TC Advance. If a ready process is found, its state is changed to "running" and its process ID (viz., the APT entry number) is inserted in the running list entry associated with the current virtual processor. Procedure SWAP VDBR is then invoked in the Inner Traffic Controller to effect the actual process switch. If a ready process was not found (viz., the ready list was empty or comprised solely of "running processes"), then the running list entry associated with the current virtual processor is marked with the constant "Idle Proc" and procedure IDLE is invoked in the Inner Traffic Controller.



2. TC Await

primary function of TC AWAIT is determination of whether some user specified event has occurred. If the event has occured, control is returned to the caller. Otherwise, the process is blocked and another process is scheduled. The input parameters to TC AWAIT are a pointer to a Segment handle, an instance (event number), and a user specified eventcount value. TC AWAIT initially locks Active Process Table and obtains the current value of the the eventcount in question by calling procedure MM READ EVENTCOUNT. The determination of event occurrence is made by comparing the user specified eventcount value with the current event count. If the user value is less than equal to the current eventcount, the awaited event has occurred and control is returned to the caller. Otherwise, the awaited event has not yet occurred and the process must be blocked.

RUNNING_VP is invoked to ascertain the VP ID of the virtual processor bound to the process. The process' ID (viz., APT entry number) is then read from the running list. The input parameters to TC_AWAIT (viz., Handle, Instance, and Value) are then stored in the Event Data portion of the process' APT entry. The process is removed from its associated ready list by redirecting the appropriate linking threads (pointers). Once removed from the ready list, the process is



threaded into the blocked list and its state changed to "blocked" by invocation of the library function LIST_INSERT. Procedure TC_GETWORK is then called to schedule another process for the current virtual processor.

3. TC Advance

primary purpose of TC ADVANCE is the some event occurrence. This entails broadcasting of incrementing the eventcount associated with the event, awakening all processes that are waiting for the event, and insuring proper scheduling order by generating any necessary virtual preempt interrupts. The nigh level design algorithm for TC ADVANCE is provided in figure 11. The input parameters to TC ADVANCE are a pointer to a segment's handle and an instance (event number). Initially, TC ADVANCE locks the APT to prevent the possibility of a race condition. The eventcount identified by the input parameters is then incremented by calling MM ADVANCE. MM ADVANCE returns the new value of the eventcount. Once the eventcount has advanced, TC_ADVANCE awakens all processes awaiting this event occurrence. This is accomplished by checking processes that are currently in the blocked list. The process' HANDLE and INSTANCE entries are compared with the nandle and instance identifying the current event. If they are the same, then the process is awaiting some occurrence of the current event. In such a case, the process' VALUE entry in the APT is compared with the current value of the



```
TC ADVANCE Procedure (HANDLE, INSTANCE)
Begin
  ! Get new eventcount !
  COUNT := MM ADVANCE (HANDLE, INSTANCE)
  Call WAIT LOCK (APT)
  ! Wake up processes !
  PROCESS := BLOCKED LIST HEAD
  Do wnile not end of BLOCKED LIST
    If (PROCESS.HANDLE = HANDLE) and
       (PROCESS.INSTANCE = INSTANCE) and
       (PROCESS.COUNT <= COUNT)
       Call LIST INSERT(READY LIST)
    end if
    PROCESS := PROCESS.NEXT PROCESS
  end do
  ! Cneck all ready lists for preempts !
  LOGICAL CPU NO := 1
  Do wnile LOGICAL CPU_NO <= #NR_CPU
    ! Initialize preempt vector !
    VP ID := FIRST VP(LOGICAL CPU NO)
    Do for LOOP := 1 to NR_VP(LOGICAL_CPU_NO RUNNING_LIST[VP_ID].PREEMPT := #TRUE
      VP ID := VP ID + 1
    end do
    ! Find preempt candidates !
    CANDIDATES := 0
    PROCESS := READY LIST HEAD (LOGICAL CPU NO)
```

Figure 11. TC_ADVANCE Algorithm



```
VP ID := FIRST VP(LOGICAL CPU NO)
    Do (for CYCLE = 1 to NR_VP(LOGICAL CPU NØ) and
      not end of READY LIST(LOGICAL CPU NO)
      If PROCESS = \#RU\overline{N}NING
        RUNNING LIST [VP ID] . PREEMPT := #FALSE
       CANDIDATES := CANDIDATES + 1
      end if
     VP ID := VP ID + 1
     PROCESS := PROCESS.NEXT PROCESS
    end do
    ! Preempt appropriate candidates !
   VP ID := FIRST VP(LOGICAL CPU NO)
    Do for CHECK := 1 to NR VP(LOGICAL CPU NO)
      If (RUNNING_LIST[VP_ID].PREEMPT = #TRUE) and
         (CANDIDATES > Ø)
       tnen
       Call SET PREEMPT(VP ID)
        CANDIDATES := CANDIDATES - 1
      end if
      VP ID := VP ID + 1
    end do
    LOGICAL CPU NO := LOGICAL CPU NO + 1
 end do
 Call UNLOCK(APT)
 Return
End TC ADVANCE
```

Figure 11. TC_ADVANCE Algorithm (Continued)



eventcount. If the process' VALUE is less than or equal to the current eventcount value, the awaited event has occurred and the process is removed from the blocked list and threaded into the appropriate ready list by the library function LIST_INSERT.

Once the blocked list has been checked, it is necessary to reevaluate each ready list to insure that the nighest priority processes are running. It is relatively simple to determine if a virtual preempt interrupt is necessary, however, it is considerably more difficult to determine which virtual processor should receive the virtual preempt. To assist in this evaluation, a "count" variable (number of preempts needed) is zeroed and a preempt vector is created on the Kernel stack with an entry for every virtual processor associated with the logical CPU being evaluated. Initially, every entry in the preempt vector is marked "true" indicating that its associated virtual processor is a candidate for preemption. Once the preempt vector is initialized, the first "n" processes on the ready list (where n equals the number of VP's associated with the current logical CPU) are checked for a determination of their state. If a process is found to be "running" then it should not be preempted as processes appear in the ready list in order of priority. When a running process is found, its associated entry in the preempt vector is marked "false." If a process is encountered in the "ready" state



then it should be running and the "count" variable is incremented. When the first "n" processes have been checked or when we reach the end of the current ready list (whichever comes first), the entries in the preempt vector are "popped" from the stack. If an entry from the preempt vector is found to be "true", this indicates that its associated virtual processor is a candidate for preemption since it is either bound to a lower priority process, or it is "idle." In such a case, the "count" variable is evaluated to determine if the virtual processor associated with the vector entry should be preempted. If the count exceeds zero, a virtual preempt interrupt is sent to the VP and the count is decremented. Otherwise, no preempt is sent as there is no higher priority process awaiting scheduling.

This preemption algorithm is completed for every ready list in the Active Process Table. Once all ready lists have been evaluated, the APT is unlocked and control is returned to the caller. It is noted that it is not necessary to invoke TC_GETWORK before exiting ADVANCE. If the current VP requires rescheduling, it will have received a virtual preempt interrupt from the preemption algorithm. If this has occurred, the VP will be rescheduled when its running process attempts to leave the Kernel domain and the virtual preempt interrupts are unmasked.



4. Virtual Preempt Handler

VIRTUAL_PREEMPT_HANDLER is the interrupt nandler for virtual preempt interrupts. The entry address of VIRTUAL_PREEMPT_HANDLER is maintained in the virtual interrupt vector located in the Inner Traffic Controller. Once invoked, the handler locks the Active Process Table and determines which virtual processor is being preempted by calling RUNNING_VP. The process running on the preempted VP is then set to the "ready" state and TC_GETWORK is invoked to reschedule the virtual processor. When TC_GETWORK returns to VIRTUAL_PREEMPT_HANDLER, the APT is unlocked and a virtual interrupt return is executed. This return is simply a jump to the point in the hardware preempt handler where the virtual interrupts are unmasked. This effects a virtual interrupt return instruction.

5. Remaining Procedures

The remaining two procedures in the Traffic Controller module represent the extended instructions: PROCESS_CLASS and GET_DBR_NUMBER. Both procedures lock the Active Process Table and call RUNNING_VP to determine which virtual processor is executing the current process. The process ID (viz., APT entry Number) is then extracted from the running list. PROCESS_CLASS reads and returns the current process' security access classification from the APT. GET_DBR_NUMBER reads and returns the current process' DBR handle. It should be noted that in general the DBR



number provided by procedure GET_DBR_NUMBER is only valid while the APT is locked. Particularly, in the current SASS implementation, the Segment Manager invokes GET_DBR_NUMBER and then passes the obtained DBR number to the Distributed Memory Manager for utilization at that level. In a more general situation, the process associated with the DBR number may have been unloaded before the DBR number was utilized, thus making it invalid. This problem does not arise in SASS as all processes remain loaded for the life of the system.

C. DISTRIBUTED MEMORY MANAGER MODULE

The Distributed Memory Manager module provides an interface between the Segment Manager and the Memory Manager process, manipulates event data in the Global Active Segment Table (G_AST), and dynamically allocates available memory. A detailed description of the Distributed Memory Manager interface to the Memory Manager process was presented by Wells [6]. The remaining extended instruction set is discussed in detail below. The complete PLZ/ASM source listings for the Distributed Memory Manager module is provided in Appendix C.

1. MM Read Eventcount

MM_READ_EVENTCOUNT is invoked by the Event Manager and the Traffic Controller to obtain the current value of the eventcount associated with a particular event. The input



parameters to this procedure are a segment handle pointer and an instance (event Number), which together uniquely identify a particular event.

The G_AST is locked and the entry offset of the segment into the G_AST is obtained from the segment's nandle. The instance parameter is then validated to determine which eventcount is to be read. If an invalid instance is specified, control is returned to the caller specifying an error condition. Otherwise, the current value of the specified eventcount is read. The G_AST is then unlocked, and the current eventcount value is returned to the caller.

2. MM Advance

MM_ADVANCE is invoked by the Traffic Controller to reflect the occurrence of some event. The input parameters to MM_ADVANCE are a pointer to a segment's handle and a particular instance (event number).

The Global Active Segment Table is locked to prevent a race condition, and the offset of the segment's entry into the G_AST is obtained from the segment handle. The instance parameter is then validated to determine which eventcount is to be advanced. If an invalid instance is specified, an error condition is returned to the caller and no data entries are affected. If the instance value is valid, the appropriate eventcount is incremented, and its new value is returned.



3. MM Ticket

MM_TICKET is invoked by the Event Manager to obtain the current value of the sequencer associated with a specified segment. The input parameter to MM_TICKET is a pointer to a segment's handle.

Initially, MM_TICKET locks the Global Active Segment Table to prevent a race condition. Next the offset of the segment's entry into the G_AST is obtained from the segment nandle. The current value of the sequencer for the specified segment is then read and saved as a return parameter to the caller. The sequencer value is then incremented in anticipation of the next ticket request. Once this is complete, the G_AST is unlocked and control is returned to the caller.

4. MM Allocate

The MM_ALLOCATE procedure provided in this implementation is a stub of the MM_ALLOCATE described in the Memory Manager design of Moore and Gary [4].

The primary function of MM_ALLOCATE is the dynamic allocation of fixed size blocks of available memory space. It is invoked in the current implementation by the initialization routines in BOOTSTRAP_LOADER and TC_INIT for the allocation of memory space used in the creation of the Kernel domain and Supervisor domain stack segments and the creation of the Known Segment Tables for user processes. Dynamic reallocation of previously used memory space (viz.,



garbage collection) is not provided by the MM_ALLOCATE stub in this implementation. All memory allocation required in this implementation is for segments supporting system processes that remain active, and thus allocated, for the entire life of the system. Memory is allocated in blocks of 256 (decimal) bytes of processor local memory (on-board RAM). In this stub allocatable memory is declared at compile time by a data structure (MEM_POOL) that is accessible only by MM_ALLOCATE.

The input parameter to MM ALLOCATE is the number of blocks of requested memory. This parameter is converted from a block size to the actual number of bytes requested. computation is made simple since memory is allocated in powers of two. The byte size is obtained by logically shifting left the input parameter eight times, where eight is the power of two desired (viz., 256). Once the size of the requested memory is computed, it is necessary determine the starting address of the memory block(s) to allocated. To assist in this computation, a variable (NEXT BLOCK) is used to keep track of the next available block or memory in MEM POOL. NEXT BLOCK, which initialized as zero, provides the offset into the memory being allocated. Once the starting address is obtained, the physical size of the memory allocated is added to NEXT BLOCK so that the next request for memory allocation will begin at the next free byte of memory in MEM POOL. This new value of



NEXT_BLOCK is saved and the starting address of the memory for this request is returned to the caller.

D. GATE KEEPER MODULES

The SASS Gate Keeper provides the logical boundary between the Supervisor and the Kernel and isolates the Kernel from the system users, thus making it tamperproof. This is accomplished by means of the nardware system/normal mode and the software ring-crossing mechanism provided by the Gate Keeper. The Gate Keeper is comprised of two separate modules: 1) the USER_GATE module, and 2) the KERNEL_GATE_KEEPER module. These modules are disjoint, with the USER_GATE module residing in the Supervisor domain and the KERNEL_GATE_KEEPER module residing in the Kernel domain. It is important to note that the USER_GATE is a separately linked component in the Supervisor domain and is not linked to the Kernel. The only thing in common between these two modules is a set of constants identifying the valid extended instruction set which the Kernel provides to the users.

The Gate Keeper modules presented in this implementation are only stubs as they do not provide all of the functions required of the Gate Keeper. However, the only task not provided in this implementation is the validation of parameters passed from the Supervisor to the Kernel. A detailed description of this parameter validation design is provided by Coleman [3]. In the process management



demonstration, the Supervisor stubs are written in PLZ/ASM with all parameters passed by CPU registers. A detailed description of the Gate Keeper modules and the nature of their interfaces is presented below. The PLZ/ASM source listings for the two Gate Keeper modules are provided in Appendix D.

1. User Gate Module

The USER_GATE module provides the interface structure between the user processes in the Supervisor domain and the Kernel. The USER_GATE is comprised of ten procedures (viz., entry points) that correlate on a one to one basis with the ten "user visible" extended instructions (listed in figure 6) provided by the Kernel. The only action performed by each of these procedures is the execution of the "system call" instruction (SC) with a constant value, identifying the particular extended instruction invoked, as the source operand.

The SC instruction is a system trap that forces the hardware into the system mode (Kernel domain) and loads register 15 with the system stack pointer (Kernel domain stack). The current instruction counter value (IC) is pushed onto the Kernel stack along with the current CPU flag control word (FCW). In addition, the system trap instruction is pushed onto the Kernel stack with the upper byte representing the SC instruction and the lower byte representing the SC instruction's source operand (viz., the



Kernel extended instruction code). Together, these operations form an interrupt return (IRET) frame as illustrated in figure 9. Once this is complete, the FCW is loaded with the FCW value found in the System Call frame of the Program Status Area (viz., the hardware "interrupt vector"). The structure of the Program Status Area is illustrated in figure 12. The instruction counter is then loaded with the address of the SC instruction trap handler. This value is also located in the SC frame of the Program Status Area.

2. Kernel Gate Keeper Module

The system trap nandler for the System Call instruction is the KERNEL_GATE_KEEPER. The address of the KERNEL_GATE_KEEPER and the Kernel FCW value are placed in the System Call frame of the Program Status Area by the BOOTSTRAP_LOADER module during initialization. The KERNEL_GATE_KEEPER fetches the extended instruction code from the trap instruction entry in the IRET frame on the Kernel stack. This value is then decoded by a "case" statement to determine which extended instruction is to be executed. If the extended instruction code is valid, the appropriate Kernel procedure is invoked. Otherwise, an error condition is set and no Kernel procedures are not invoked. Once control returns to the KERNEL_GATE_KEEPER, the CPU registers and normal stack pointer (NSP) value are pushed onto the Kernel stack in preparation for return to the



OFFSET

Q.		!!
4	Peserved	Frames
<u>-</u>	Unimplemented Instruction	
8	Trap	
	Privileged Instruction	
12	Trap Kernel FCW	 System
	Kernel Gate Keeper	Call Instruction
16	Address	
0.0	Segment Trap	1 1 1
20	Non-Maskable	1
24	Interrupt 	Hardware
		Preempt
	PHYS_PREEMPT_HANDLER Address	(Non- Vectored
28	Vectored Int	Interrupt)
32	•	
	•	

* NOTE: Offsets represent Program Status Area structure for non-segmented Z8002 microprocessor.

Figure 12. Program Status Area



Supervisor domain. It is noted that this operation would normally occur immediately upon entry into the KERNEL_GATE_KEEPER. In this implementation, nowever, parameter validation is not accomplished and the CPU registers are used to pass parameters to and from the Kernel only for use by the process management demonstration. In an actual SASS environment, all parameters would be passed in a separate argument list and the CPU registers would appear exactly the same upon leaving the Kernel as they did upon entering the Kernel. This is important to insure that no data or information is leaked from the Kernel by means of the CPU registers.

Control is returned to the Supervisor by means of the return mechanism in the hardware preempt handler. This mechanism is utilized to preclude the necessity of building a separate mechanism for the KERNEL_GATE_KEEPER that would actually perform the very same function. To accomplish this, the KERNEL_GATE_KEEPER executes an unconditional jump to the PREEMPT_RET label in PHYS_PREEMPT_HANDLER. This "jump" to the hardware preempt handler represents a "virtual IRET" instruction providing the same function as the virtual interrupt return described in the discussion of the virtual preempt handler. At this point, the virtual preempt interrupts are unmasked, the normal stack pointer and CPU registers are restored from the stack, and control is returned to the Supervisor by execution of the IRET instruction.



E. SUMMARY

The implementation of process management functions for the SASS has been presented in this chapter. The implementation was discussed in terms of the Event Manager, Traffic Controller, Distributed Memory Manager, and Gate Keeper modules.

Chapter V will present the conclusions drawn from this work and suggestions for future work derived from this thesis.



V. CONCLUSION

The implementation of process management for the security Kernel of a secure archival storage system has been presented. The process management functions presented provide a logical and efficient means of process creation. control, and scheduling. In addition, a simple but effective mechanism for inter-process communication, based on the eventcount and sequencer primitives, was created. Work was also completed in the area of Kernel database initialization and a Gate Keeper stub to allow for dual domain operation.

The design for this implementation was based on the Zilog Z8001 sixteen bit segmented microprocessor [17] used in conjunction with the Zilog Z8010 Memory Management Unit [18]. The actual implementation of process management for the SASS was conducted on the Advanced Micro Computers Am96/4116 MonoBoard Computer [19] featuring the AmZ8002 sixteen bit non-segmented microprocessor. Segmentation nardware was simulated by a software Memory Management Unit Image.

This implementation was effected specifically to support the Secure Archival Storage System (SASS) [21]. However, the implementation is based on a family of Operating Systems [1] designed with a primary goal of providing multilevel information security. The loop free modular design utilized in this implementation easily facilitates any required



expansion or modification for other family members. In addition, this implementation fully supports a multiprocessor design. While the process management implementation appears to perform correctly, it has not been subjected to a formal test plan. Such a test plan should be developed and implemented before kernel verification is begun.

A. FOLLOW ON WORK

There are several possible areas in the SASS design that would be immediately suitable for continued research. In the area of nardware, this includes, the establishment of a multiprocessor environment, hardware initialization, and interfacing to the host computers and secondary storage. Further work in the Kernel includes the actual implementation of the memory manager process, and the refinement of the Gate Keeper and Kernel intialization structures. The implementation of the Supervisor has not been addressed to date. Its areas of research include the implementation of the File Manager and Input/Cutput processes, and the final design and implementation of the SASS-Hosts protocols.

Other areas that could also prove interesting in relation to the SASS include the implementation of dynamic memory management, the support of multilevel nosts, dynamic process creation and deletion, and the provision of constructive work to be performed by the Idle process.



APPENDIX A - EVENT MANAGER LISTINGS

```
Z8000ASM 2.02
LOC OBJ CODE STMT SOURCE STATEMENT
       SLISTON STTY
       EVENT MGR MODULE
       CONSTANT
         PHE
                              := 1
         FALSE
                              := Ø
         READ ACCESS
                              := 1
         WRITE ACCESS
                              := 0
                              := 2
         SUCCEEDED
         SEGMENT_NOT_KNOWN := 28
         ACCESS_CLASS_NOT_EQ
                              := 33
         ACCESS CLASS NOT GE := 41
KST_SEG_NO := 2
                              := 10
         NR OF KSEGS
         MAX_NO_KST_ENTRIES := 54
         NOT KNOWN
                              := %FF
       LADE
         H ARRAY ARRAY[3 WORD]
         KST REC RECORD
          [MM HANDLE H ARRAY
           SIZE
                       WORD
           ACCESS_MODE BYTE
           IN CORE BYTE
           CLASS
                      LONG
           M SEG NO SHORT INTEGER
           ENTRY NUMBER SHORT INTEGER
       EXTERNAL
         MM TICKET
                              PROCEDURE
         MM READ EVENTCOUNT
                              PROCEDURE
         TCTADVANCE
                              PROCEDURE
         TC AWAIT
                              PROCEDURE
         PROCESS CLASS PROCEDURE
         CLASS_EQ
                              PROCEDURE
         CLASS GE
                              PROCEDURE
```

ITC GET SEG PTR PROCEDURE



INTERNAL

SSECTION EM KST DCL
! NOTE: THIS SECTION IS AN "OVERLAY"
OR "FRAME" USED TO DEFINE THE
FORMAT OF THE KST. NO STORAGE IS
ASSIGNED BUT RATHER THE KST IS
STORED IN A SEPARATELY OFTAINED
AREA. (A SEGMENT SET ASIDE FOR IT)!

\$ABS Ø

0000 KST ARRAY[MAX_NO_KST_ENTPIES KST_REC]



GLOBAL SSECTION EM_GLB_PROC

```
READ
                               PROCEDURE
0000
          ! <del>***</del>*************
           * READS SPECIFIED EVENTCOUNT *
           * AND RETURNS IT'S VALUE TO
           * THE CALLER
           ******
           * PARAMETERS:
           * R1: SEGMENT #
              R2: INSTANCE
           ₹ RETURNS:
             RØ: SUCCESS CODE
                                       72
           * RR4: EVENTCOUNT
           *********************
           ENTRY
           ! SAVE INSTANCE !
0000 93F2
            PUSH @R15, R2
            ! "READ" ACCESS REQUIRED !
0002 2102
                 R2, #READ ACCESS
0004 0001
            ! GET SEG HANDLE & VERIFY ACCESS!
                 CONVERT AND VERIFY !R1:SEG #
0006 5F00
            CALL
2008 8008
                                      R2:REQ. ACCESS
                                      RETURNS:
                                      RØ:SUCCESS CODE
                                      R1: HANDLE PTR!
OUOA OBOO
           CP
                 RØ. #SUCCEEDED
000C 0002
            IF EQ !ACCESS PERMITTED!
000E SEVE
             THEN !READ EVENTCOUNT!
0010 001C'
              !RESTORE INSTANCE!
0012 97F2
              POP R2. @R15
0014 5F00
              CALL MM READ EVENTCOUNT !R1:HPTP
8816 8888*
                                      R2: INSTANCE
                                      RETURNS:
                                      RØ:SUCCESS CODE
                                      RR4:EVENTCOUNT!
0018 5E08
            ELSE !RESTORE SP!
001A 001E'
001C 97F2
              POP R2. GR15
            FT
001E 9E08
           RET
8820
           END READ
```



```
TICKET
                                PROCEDURE
0020
          ************************
           * RETURNS CURRENT VALUE OF *
           * TICKET TO CALLER AND INCRE- *
           * MENTS SEQUENCER FOR NEXT
           ₩ TICKET OPERATION
           ************************
           * PARAMETERS:
             R1: SEGMENT #
           ***********
           * RETURNS:
           ₩ RØ: SUCCESS CODE
                                        76
           * RR4: TICKET VALUE
                                        ×
           *****************
           ENTRY
            ! GET SEG HANDLE & VERIFY ACCESS !
              WRITE" ACCESS REQUIRED !
0020 2102
            LD
                 R2. #WRITE ACCESS
0822 8888
0024 5F00
            CAIL CONVERT AND VERIFY !R1:SEG #
0026 0000'
                                     R2:ACCESS REC
                                     RETURNS:
                                     RØ:SUCCESS CODE
                                     R1: HANDLE PTR!
0028 0B00
         CP Re. #SUCCEEDED
002A 0002
            IF EQ !ACCESS PERMITTED!
             THEN ! GET TICKET !
002C SECE
002E 0038'
0030 5F00
              CALL MM TICKET !R1:HANDLE PTR
0032 0000*
                              RETURNS:
                              RR4:TICKET!
              ! RSTORE SUCCESS CODE !
0034 2100
              LD Re, #SUCCEEDED
0036 0002
            FI
0038 9E08
           RET
003A
           END TICKET
```



```
PROCEDURE
003A
          *******************
           * CURRENT EVENTCOUNT VALUE IS *
           * COMPARED TO USER SPECIFIED *
           * VALUE. IF USER VALUE IS
           * GREATER THAN CURRENT EVENT- *
           SCOUNT VALUE THEN PROCESS IS S
              BLOCKED UNTIL THE DESIRED *
           * EVENT OCCURS.
           ********
           * PARAMETERS:
           * R1: SEGMENT #
             R2: INSTANCE (EVENT #)
           * RR4: SPECIFIED VALUE
           ***************************
           * RETURNS:
           * RØ: SUCCESS CODE
           *********************************
           ENTRY
            ! SAVE DESIRED EVENTCOUNT VALUE !
003A 91F4
            PUSHL @R15. RR4
            ! SAVE INSTANCE !
            PUSH @R15. R2
003C 93F2
            ! "READ" ACCESS REQUIRED !
003E 2102
            LD
                   R2, #READ ACCESS
0040 0001
            ! GET SEG HANDLE & VERIFY ACCESS!
0042 5F00
            CAIL CONVERT AND VERIFY !R1:SEG #
8844 8888°
                                       R2:ACCESS REQ
                                       RETURNS:
                                       RØ:SUCCESS CODE
                                       R1: HANDLE PTR!
0046 0B00
         CP RØ. #SUCCEEDED
0048 0002
            IF EQ ! ACCESS PERMITTED !
004A 5E0E
            THEN ! AWAIT EVENT OCCURRENCE !
004C 005A'
              ! RESTORE INSTANCE !
004E 97F2
              POP R2, GR15
              ! RESTORE SPECIFIED VALUE !
0050 95F4
              POPL RR4. OR15
0052 5F00
              CALL TC AWAIT !R1:HANDLE PTR
0054 0000*
                             R2: INSTANCE
                             RR4: VALUE
                             RETURNS:
                             RØ:SUCCESS CODE!
```



 \$\text{0056}\$
 \$\text{5E08}\$
 \$\text{ELSE}\$! RESTORE STACK!

 \$\text{0058}\$
 \$\text{005E}\$
 \$\text{POPL}\$
 \$\text{RR4}\$
 \$\text{QR15}\$

 \$\text{005E}\$
 \$\text{9E08}\$
 \$\text{RET}\$

 \$\text{0060}\$
 \$\text{END}\$
 \$\text{AWAIT}\$



```
ADVANCE
                               PROCEDURE
0060
          * SIGNALS THE OCCURRENCE OF
                       EVENTCOUNT IS
          * SOME EVENT.
          ₩ INCREMENTED AND THE TRAFFIC
          * AWAKEN ANY PROCESS AWAITING
          ₩ THE OCCURRENCE.
          ******************
          ™ PARAMETERS:
          ₩ R1: SEGMENT #
            R2: INSTANCE (EVENT #)
          ****************************
          * RETURNS:
                                      ×
          * RØ: SUCCESS CODE
          ENTRY
           ! SAVE INSTANCE !
0060 93F2
           PUSH @R15, R2
            ! GET SEG HANDLE & VERIFY ACCESS !
              WRITE ACCESS REQUIRED!
                R2. #WRITE ACCESS
0062 2102
           LD
0064 0000
           CALL
                CONVERT AND VERIFY !R1:SEG #
2266 5F20
2068 0000'
                                   R2:ACCESS REC
                                   RETURNS:
                                   RØ:SUCCESS CODE
                                   R1:HANDLE PTR!
           CP RØ. #SUCCEEDED
006A 0B00
286C 2882
           IF EQ ! ACCESS PERMITTED !
006E 5E0E
            THEN ! ADVANCED EVENTCOUNT !
0676 6646
             ! RESTORE INSTANCE !
0072 97F2
             POP R2, GR15
0074 5F00
             CALL TC ADVANCE !R1:HANDLE PTR
0076 0000
                              R2: INSTANCE
                              RETURNS:
                              Re: SUCCESS CODE!
0078 5E08
            ELSE !RESTORE STACK!
007A 007E1
007C 97F2
             POP R2. @R15
           FΙ
007E 9E08
           RET
2899
          END ADVANCE
```



INTERNAL SSECTION EM_INT_PROC

```
CCNVERT AND VERIFY
                                      PROCECURE
0000
          * CONVERTS SEGMENT NUMBER TO KST INDEX*
           * AND EXTRACTS SEGMENT'S HANDLE FROM
          * KST. IF SUCCESSFUL, THEN ACCESS
           * CLASS OF SUBJECT IS CHECKED AGAINST *
          * ACCESS CLASS OF OBJECT TO INSURE
          " THAT ACCESS IS PERMITTED.
          ***********
          * PARAMETERS:
            R1: SEGMENT NUMBER
             R2: ACCESS REQUESTED
          ****************
          * RETURNS:
                                              ¥ς
            RØ: SUCCESS CODE
           * R1: HANDLE POINTER
           ENTRY
           ! SAVE REQUESTED ACCESS !
0000 93F2
           PUSH @R15, R2
           ! GET SEGMENT HANDLE !
0002 5F00
                 GET HANDLE !R1:SEG #
           CALL
0004 0062
                            RETURNS:
                            RØ:SUCCESS CODE
                            R4:HANDLE PTR
                            R5:CLASS PTR!
2226 BB22
           CP
                 RØ. #SUCCEEDED
0008 0002
           IF EO ! SEGMENT IS KNOWN!
200A SEGE
                  ! VERIFY ACCESS !
            THEN
000C 005E'
             ! SAVE HANDLE & CLASS PTR !
000E 91F4
             PUSHL @R15. RR4
             ! GET SUBJECT'S SAC
             CALL
0010 5F00
                   PROCESS CLASS ! RETURNS:
2012 2200*
                                 RR2:PROC CLASS!
             ! RETRIEVE SEG CLASS POINTER !
0014 95F0
             POPL RRØ, @R15
             ! GET SEGMENT'S CLASS !
0016 1414
                   RR4, GR1
             LDL
             ! RETRIEVE REQUESTED ACCESS !
                  P1, 0R15
0018 97F1
             POP
             ! SAVE HANDLE POINTER !
001A 93F0
             PUSH
                  @R15, RØ
             ! CHECK ACCESS CLEARANCE !
```



```
001C 0B01
               CP R1, #WRITE ACCESS
201E 2020
               IF EQ ! WRITE ACCESS REQUESTED !
0020 SEØE
               THEN
0022 0040'
                CALL CLASS EQ !RR2:PROCESS CLASS
0024 5F00
0026 0000<del>*</del>
                                  RR4:SEGMENT CLASS
                                 RETURNS:
                                 R1: CONDITION CODE!
                 CP R1. #FALSE
0028 ØB01
002A 0000
                 IF EO !ACCESS NOT PERMITTED!
002C SEØE
                  THEN
002E 0038'
0030 2100
                  LD RØ, #ACCESS_CLASS_NOT_EQ
0032 0021
0034 5E08
                  ELSE !ACCESS PERMITTED!
0036 003C'
0038 2100
                  LD RØ. #SUCCEEDED
003A 0002
                 FI
003C 5E08
                ELSE! READ ACCESS REQUESTED!
003E 0058'
0040 5F00
                 CALL CLASS GE !RR2:PROCESS CLASS
0042 0000*
                                  RR4:SEGMENT CLASS
                                  RETURNS:
                                  R1:CONDITION CODE!
                 CP R1. #FALSE
0044 0E01
0046 0000
                 IF EC !ACCESS NOT PERMITTED!
0048 5ECE
                  THEN
004A 0054
004C 2100
                      RØ, #ACCESS CLASS NOT GE
                  _{
m LD}
004E 0029
0050 5E08
                 ELSE !ACCESS PERMITTED!
0052 0058'
0054 2100
                  LD RØ. #SUCCEEDED
0056 0002
                 FΙ
               FΙ
               ! RETRIEVE HANDLE POINTER !
0058 97F1
               POP R1, @R15
005A 5E08
             ELSE
005C 0060'
               ! RESTORE STACK !
005E 97F2
               POP
                    R2. @R15
             FI
            RET
0060 9E08
0062
            END CONVERT AND VERIFY
```



```
GET HANDLE
                                 PROCEDURE
0662
          * CONVERTS SEGMENT NUMBER TO
           * KST INDEX AND DETERMINES IF *
           * SEGMENT IS KNOWN. IF KNOWN *
           * POINTER TO SEGMENT HANDLE
           * AND POINTER TO SEGMENT CLASS*
           * ARE RETURNED.
           ******
           * PARAMETERS:
             R1: SEGMENT NUMBER
           ************************
                                         ×
           * RETURNS:
                                         *
           ж
              RØ: SUCCESS CODE
                                         갩
              R4: HANDLE POINTER
           25
                                         ×
              R5: CLASS POINTER
           *****************
           ENTRY
            ! CONVERT SEGMENT # TO KST INDEX # !
                  R1. #NR OF KSEGS
0062 0301
            SUB
0064 000A
            ! VERIFY KST INDEX !
0066 2100
            LD
                  RØ. #SUCCEEDED
0068 0002
006A 0B01
            CP
                  R1. #0
006C 0000
            IF LE !INDEX NEGATIVE!
206E 5E0A
             THEN
0070 007A
0072 2100
              LD
                    RØ, #SEGMENT NOT KNOWN
0074 001C
0076 5E08
             ELSE !INDEX POSITIVE!
0078 0086
                    R1. #MAX NO KST_ENTRIES
007A 0B01
              CP
007C 0036
              IF
                 GT ! EXCEEDS MAXIMUM INDEX!
007E 5E02
               THEN !INVALID INDEX!
0080 0086
0082 2100
                LD
                      RØ, #SEGMENT NOT KNOWN
0084 001C
              FI
            FΙ
0086 0B00
            CP
                  RØ. #SUCCEEDED
0088 0002
            IF EO
                   !INDEX VALID!
008A 5EGE
             THEN
008C 00BE'
              ! SAVE KST INDEX !
008E 93F1
              PUSH @R15. R1
              ! GET KST ADDRESS !
```



```
0090 2101
               LD
                    R1, #KST SEG NO
0092 0002
               CALL ITC GET SEG PTR !R1:KST SEG NO
0094 5F00
0096 0000*
                                      RETURNS:
                                      RØ:KST ADDR!
               ! RETRIEVE KST INDEX # !
0098 97F3
               POP R3. @R15
               ! CONVERT KST INDEX # TO KST OFFSET !
               MULT RR2, #SIZEOF KST REC
009A 1902
009C 0010
               ! COMPUTE KST ENTRY ADDRESS !
               ADD
                     R3, RØ
009E 8103
               ! SEE IF SEGMENT IS KNOWN!
00A0 4D31
                    KST.M SEG NO(R3), #NOT KNOWN
               CP
00A2 000E
00A4 00FF
              IF EO !SEGMENT NOT KNOWN!
00A6 SEGE
               THEN
00A8 00B2'
00AA 2100
                LD RØ, #SEGMENT NOT KNOWN
00AC 001C
00AE 5E08
               ELSE ISEGMENT KNOWN!
OOBO OOBE'
00B2 2100
                LD RØ. #SUCCEEDED
00B4 0002
                 ! GET HANDLE POINTER !
00B6 7634
                 LDA
                      R4. KST.MM HANDLE(R3)
00B8 0000
                 ! GET CLASS POINTER !
                 LDA R5. KST.CLASS(R3)
00BA 7635
00BC 000A
               FI
            FΙ
00BE 9E08
            RET
00C0
           END GET HANDLE
          END EVENT MGR
```



APPENDIX B - TRAFFIC CONTROLLER LISTINGS

```
Z8000ASM 2.02
LOC OBJ CODE STMT SOURCE STATEMENT
       SLISTON STTY
       TC MODULE
        CONSTANT
        ! ***** SYSTEM PARAMETERS ****** !
              NR_PROC
                            := 4
              VP NR
                             := 2
              NR CPU
                             := 2
              NRKST
                             := 54
         ! ***** SYSTEM CONSTANTS ****** !
             RUNNING := \emptyset
             READY
                         := 1
             BLOCKED
                        := 2
             IDLE_PROC := %DDDD
             NIL
                         := %FFFF
             INVALID := %EEEE
             KERNEL STACK := 1
             USER STACK := 3
             KST SEG
                         := 2
             KS T
                 LIMIT
                        := 1
             US ER_FCW
                       := %1800
:= 0
             WRITE
             !INDICATES LOWEST SYSTEM
              SECURITY CLASS!
             SYSTEM LOW := 0
                        := %FF
             STK OFFSET
             REMOVED
                        := %ABCD
             TRUE
                         := 1
             FALSE
                        := 0
             SUCCEEDED
                        := 2
        TYPE
        AP_PTR
                   WORD
        VP PTR
                   WORD
        ADDRESS
                   WORD
```

H ARRAY

ARRAY[3 WORD]



```
AP TABLE RECORD
       [NEXT_AP
                        AP PTR
                        WORD
        DBR
        SAC
                        LONG
        PRI
                        INTEGER
                        INTEGER
        STATE
                        WORD
        AFFINITY
        VP ID
                        VP_PTR
        HANDLE
                        H ARRAY
                        WORD
        INSTANCE
        VALUE
                        LONG
                       ARRAY[2 WORD!
        FILL_2
RUN ARRAY
               APRAY[VP NR AP PTR]
RDY ARRAY
               ARRAY[NR CPU AP PTR]
AP DATA
               ARRAY[NR PROC AP TABLE]
VP DATA
               RECORD
   [NR VP
               ARRAY[NR_CPU WORD]
    FIRST
               ARRAY[NR CPU VP PTR]
KST REC
               RECORD
  [MM HANDLE
               H ARRAY
   SIZE
               WORD
               BYTE
   ACCESS
   IN CORE
               BYTE
   CLASS
               LONG
   M SEG NO
               SHORT INTEGER
   ENTRY NUM
               SHORT INTEGER
EXTERNAL
                        PROCEDURE
   K LOCK
   KUNLOCK
                        PROCEDURE
   SET PREEMPT
                       PROCEDURE
  SWAP_VDBR
                        PROCEDURE
   IDLE
                        PROCEDURE
  RUNNING_VP
                        PROCEDURE
   CREATE INT VEC
                        PROCEDURE
   LIST INSERT
                        PROCEDURE
   ALLOCATE MMU
                        PROCEDURE
   MM ALLOCATE
                        PROCEDURE
   UPDATE MMU IMAGE
                       PROCEDURE
   CREATE STACK
                       PROCEDURE
   MM ADVANCE
                        PROCEDURE
   MM READ EVENTCOUNT
                       PROCEDURE
   G AST LOCK
                       WORD
  PREEMPT RET
                       LABEI
```



```
$SECTION TC_DATA
         INTERNAL
          APT
                    RECORD
2000
             LOCK
                               WORD
              RUNNING LIST
                               RUN ARRAY
                               RDY_ARRAY
              READY LIST
                               AP PTR
              BLOCKED LIST
                               LONG
              FILL 3
              VP.
                               VP DATA
              FILL
                               ARRAY[4 WORD]
              AP
                               AP_DATA
         !THESE VARIABLES ARE USED DURING TO
          INITIALIZATION TO SPECIFY AVAILABLE
          ENTRIES IN THE APT, AND ARE INITIAL-
          IZED BY TO INIT IN THIS IMPLEMENTATION!
         NEXT VP
                     WORD
00A0
         APT ENTRY WORD
00A2
        SSECTION
                  TC LOCAL
        SABS Ø
        !NOTE: USED AS OVERLAY ONLY!
0000
         ARG LIST
                        RECORD
           [REG
                         ARRAY[13 WORD]
            IC
                         WORD
            CPU_ID
                         WORD
            SACI
                         LONG
            PRI1
                         WORD
            USR STK
                         WORD
            KER STK
                         WORD
            KST1
                         LONG
        SABS Ø
        !NOTE: USED AS STACK FRAME FOR
         STORAGE OF TEMPORARY VARIABLES
         FOR CREATE PROCESS.!
0000
         CREATE
                     RECORD
           [ARG PTR
                       WORD
            DBR_NUM
                       WORD
            LIMITS
                       WORD
            SEG_ADDR
N_S_P
                       ADDRESS
                       WORD
        SABS Ø
0000
         HANDLE VAL
                       RECORD
              FIGE
                     LONG
              LOW
                     WORD
             1
```



```
!THE FOLLOWING DECLARATION IS UTILIZED AS A STACK FRAME FOR STORAGE OF
         TEMPORARY VARIABLES UTILIZED BY
         TC ADVANCE AND TC AWAIT.!
        SABS @
                   RECORD
         TEMP
0000
            | HANDLE_PTR
                            WORD
             EVENT NR
                            WORD
            EVENT_VAL
                            LONG
             ID VP
                            WORD
             CPU NUM
                            WORD
             HANDLE HIGH
                            LONG
             HANDLE LOW
                            WORD
        SSECTION TO KST DCL
          !NOTE: KST DECLARATION IS USED HERE
          TO SUPPORT KST INITIALIZATION FOR
          THIS DEMONSTRATION ONLY. THIS
          DECLARATION AND INITIALIZATION
          SHOULD EXIST AT THE SEGMENT MANAGER
          LEVEL AND THUS SHOULD BE REMOVED
          UPON IMPLEMENTATION OF SYSTEM
          INITIALIZATION.!
             SABS Ø
0000
              KST ARRAY [NR KST KST REC]
```



```
$SECTION TO INT PROC
           TC GETWORK
0000
                              PROCEDURE
          | ***********

▼ PROVIDES GENERAL MANAGE-
           ₩ MENT OF USER PROCESSES BY ₩
           * EFFECTING PROCESS SCHEDU- *
           ₩ PARAMETERS:
             R1: CURRENT VP ID
           ™ R3: LOGICAL CPU #
           ****************
           * LOCAL VARIABLES:
             R2: NEXT READY PROCESS
             R4: AP PTR
           *******************************
           ENTRY
            ! FIND FIRST READY PROCESS !
            ID R2, APT.READY_LIST(R3)
0000 6132
0002 0006'
            GET READY AP:
            DO "!WHILE NOT (END OF LIST OR READY)!
                  R2. #NIL
0004 0B02
0006 FFFF
             IF EQ !NO READY PROCESS! THEN
0008 5E0E
000A 0010'
000C 5E08
              EXIT FROM GET READY AP
000E 0026
             FΙ
                 APT.AP.STATE(R2), #READY
0010 4D21
             CP
0012 002A'
0014 0001
             IF EQ !PROCESS READY! THEN
0016 5E0E
0018 001E'
001A 5E08
              EXIT FROM GET READY AP
001C 0026'
             FΙ
             ! GET NEXT AP FROM LIST !
001E 6124
             LD
                 R4. APT.AP.NEXT AP(R2)
0020 0020'
0022 A142
             LD
                 R2. R4
0024 ESEF
            OD
0026 0B02
            CP
                 R2,#NIL
0028 FFFF
002A 5E0E
            IF EQ ! IF NO PROCESSES READY! THEN
002C 003C
             ! LOAD IDLE PROCESS !
002E 4D15
                  APT.RUNNING LIST(R1), #IDLE PROC
0030 0002'
ee32 DDDD
```



```
2034 5F00
            CALL IDLE
0036 0000*
0038 5E08
            ELSE
003A 0052'
             ! LOAD FIRST READY AP !
                  APT.RUNNING LIST(R1), R2
003C 6F12
             LD
223E 0202'
             LD APT.AP.STATE(R2), #RUNNING
0040 4D25
0042 002A'
2844 2828
             LD APT.AP.VP ID(R2), R1
0046 6F21
0048 002E'
             LD R1, APT.AP.DBR(R2)
204A 6121
004C 0022'
            CALL SWAP VDBR !(R1:DBR)!
004E 5F00
0050 0000*
            FI
0052 9E08
           RET
0054
          END TC_GETWORK
```



```
2254 VIRTUAL PREEMPT HANDLER PROCEDURE
           **************
           * LOADS FIRST READY AP
           ▼ IN RESPONSE TO PREEMPT
           * INTERRUPT
           ************************
            ! ** CALL WAIT LOCK (APT .LOCK) **!
            !** RETURNS WHEN PROCESS HAS LOCKED APT **!
0054 7604
            LDA R4, APT.LOCK
0056 0000'
0058 5F00
            CALL K LOCK
225A 2220*
            ! GET RUNNING VP ID !
005C 5F00
            CALL RUNNING VP !RETURNS:
225E 2224
                               R1:VP ID
                               R3:CPU #!
            ! GET AP !
0060 6112
            LD
                  R2. APT.RUNNING IIST(R1)
0062 0002'
            ! IF NOT AN IDLE PROCESS, SET IT TO READY !
0064 0B02
                  R2. #IDLE PROC
Ø266 DDDD
0068 5E06
           IF NE ! NOT IDLE ! THEN
006A 0072'
006C 4D25
            ID APT.AP.STATE(R2). #READY
006E 002A
0070 0001
            FΙ
            ! LOAD FIRST READY PROCESS !
0072 5F00
            CALL TC GETWORK !R1:VP ID
0074 0000'
                              R3:CPU #!
            !NOTE: THIS IS THE INITIAL POINT OF
            EXECUTION FOR USER PROCESSES.!
           VIRT PREEMPT RETURN:
            !** CALL UNLOCK (APT .LOCK) **!
            !** RETURNS WHEN PROCESS HAS UNLOCKED APT **!
            !** AND ADVANCED ON THIS EVENT **!
0076 7604
            LDA
                  R4. APT.LOCK
0078 0000'
007A 5F00
           CALL K UNLOCK
007C 0000*
```



! PERFORM A VIRTUAL INTERRUPT RETURN ! !NOTE: THIS JUMP EFFECTS A VIRTUAL IRET INSTRUCTION.!

JP PREEMPT_RET

007E 5E08 0080 0000#

0082 END VIRTUAL_PREEMPT_HANDLER




```
GLOBAL
        SSECTION TO GLB PROC
                              PROCEDURE
0000
           TC INIT
          *******************

▼ INITIALIZES APT HEADER

           * AND VIRTUAL INT VECTOR
           *****************
           * PARAMETERS:
              R1: CPU ID
                                      X
              R2: NR VP
           ******************************
           ENTRY
            ! NOTE: THE NEXT FOUR VALUES ARE
              ONLY TO BE INITIALIZED ONCE. !
0000 4D05
                 NEXT VP, #Ø
            LD
0002 00A0'
2024 0200
0006 4D05
            LD
                 APT ENTRY, #0
0008 00A2
200A 0220
                 APT. BLOCKED LIST, #NIL
000C 4D05
            LD
000E 000A
0010 FFFF
0012 4D08
            CLR APT.LOCK
0014 0000'
            ****************************
             NOTE: THE FOILOWING CODE IS INCLUDED
             ONLY FOR SIMULATION OF A MULTIPROCESSOR
             ENVIRONMENT. THIS IS TO INSURE THAT THE
             READY LIST(S) AND VP DATA OF THE SIMULATED
             CPU(S) APE PROPERLY INITIALIZED. IN AN
             ACTUAL MULTIPROCESSOR ENVIRONMENT. THIS
             BLOCK OF CODE SHOULD BE REMOVED.
             0016 2104
                  LD
                       R4. #0
0018 0000
                  DO
001A 0B04
                   CP
                        R4, #NR CPU*2
001C 0004
                   IF EQ !ALL LISTS INITIALIZED!
ØØ1E 5EØE
                   THEN EXIT
0020 00261
0022 5E08
0024 0036
                   FΙ
```



```
! INITIALIZE READY LISTS AS EMPTY ! LD APT.READY_LIST(R4), #NIL
0026 4D45
0028 0006
202A FFFF
                    ! INITIALLY MARK ALL LOGICAL CPU'S
                      AS HAVING 1 VP. THIS IS NECESSARY
                      TO INSURE TO ADVANCE WILL FUNCTION PROPERLY, AS IT EXPECTS EVERY CPU
                      TO HAVE AT LEAST 1 VP. !
                         APT.VP.NR VP(R4), #1
202C 4D45
                    LD
002E 0010'
0030 0001
0032 A941
                    INC
                          R4, #2
0034 E8F2
                   OD
             ! END MULTIPROCESSOR SIMULATION CODE.
              APT. VP.NR VP(R1), R2
0036 6F12
             LD
0038 0010'
003A 6103
             LD R3, NEXT VP
003C 00A0'
003E 6F13
            LD APT.VP.FIRST(R1), R3
0040 0014
            ! RECOMPUTE NEXT VP VALUE FOR TC
              INITIALIZATION OF NEXT LOGICAL
              CPU. !
0042 A125
             LD
                  R5, R2
             MULT RR4. #2
0044 1904
0046 0002
0048 8153
             ADD
                  R3, R5
004A 6F03
             LD
                  NEXT VP. R3
004C 00A0'
             ! INITIALIZE RUNNING LIST !
             LD R3. APT.VP.FIRST(R1)
004E 6113
0050 0014'
             DO
0052 0B02
             CP R2, #0
0054 0000
0056 SEØE
             IF EO THEN EXIT FI
0058 005E'
005A 5E08
005C 006A
005E 4D35
             LD APT.RUNNING LIST(R3), #IDLE PROC
0060 0002'
0062 DDDD
0064 A931
                   R3, #2
             INC
0066 AB20
             DEC
                   R2, #1
0068 E8F4
             OD
006A 4D15
             LD
                  APT.READY_LIST(R1), #NIL
006C 0006'
006E FFFF
```



0070 2101 LD R1, #0

0072 0000

! ENTRY ADDRESS!

0074 7602 LDA R2, VIRTUAL_PREEMPT_HANDLER

0076 0054

0078 5F00 CALL CREATE_INT_VEC

007A 0000**

!R1:VIRTUAL INTERRUPT #

R2:INTERRUPT HANDLER ADDRESS!

007C 9E08 RET
END TC_INIT



```
CREATE PROCESS PROCEDURE
007E
           ! *******************
            ₩ CREATES USER PROCESS

→ DATABASES AND APT

                                    22
           ₩ ENTRIES
           * PARAMETERS:
           * R14: ARGUMENT PTR
            ******************
           ENTRY
             !NOTE: THIS PROCEDURE IS A STUB TO ALLOW
             PROCESS INITIALIZATION FOR THIS
             DEMONSTRATION.!
             ! ESTABLISH STACK FRAME FOR LOCAL
              VARIABLES. !
007E 030F
            SUB
                 R15. #SIZEOF CREATE
0080 000A
             ! STORE INPUT ARGUMENT POINTER !
2082 6FFE
                   CREATE.ARG PTR(R15), R14
            ID
0084 0000
             ! LOCK APT !
0086 7604
            LDA R4. APT.LOCK
0088 0000'
008A 5F00
            CALL
                  K LOCK
228C 2222*
             ! RETURNS WHEN APT IS LOCKED!
             ! CREATE MMU ENTRY FOR PROCESS !
            CALL ALLOCATE MMU !RETURNS:
268E 5F00
0090 0000*
                                  RØ: UBR #!
            ! GET NEXT AVAILABLE ENTRY IN APT !
0092 6101
            LD
                 R1. APT ENTRY
0094 00A2'
             ! COMPUTE APT OFFSET !
0096 2102
                  R2, #SIZEOF AP_TABLE
            LD
0098 0020
009A 8112
                 R2. R1
            ADD
            ! SAVE NEXT AVAILABLE APT ENTRY !
009C 6F02
            LD
                  APT ENTRY, R2
009E 00A2
            ! CREATE APT ENTRY FOR PROCESS!
00AØ 4D15
                  APT.AP.NEXT AP(R1), #NIL
            LD
00A2 0020'
00A4 FFFF
00A6 6F10
            LD
                  APT.AP.DBR(R1), RØ
00A8 0022'
            ! GET PROCESS CLASS !
00AA 54E2
                  RR2, ARG LIST.SAC1(R14)
            LDL
00AC 001E
00AE 5D12
            LDL
                 APT.AP.SAC(R1), RR2
```



```
00B0 0024'
             ! GET PROCESS PRIORITY !
                   R2, ARG LIST.PRI1(R14)
00B2 61E2
             LD
00B4 0022
                   APT.AP.PRI(R1), R2
00B6 6F12
             LD
00B8 0028'
             ! GET LOGICAL CPU # !
                   R2, ARG LIST.CPU ID(R14)
00BA 61E2
             LD
OØEC CC1C
                   APT.AP.AFFINITY(R1). R2
00BE 6F12
             LD
0000 0020°
             !THREAD IN LIST AND MAKE READY!
00C2 7623
                  R3. APT.READY LIST(R2)
             LDA
00C4 0006'
20C6 7604
             LDA R4, APT.AP.NEXT AP
0008 00201
00CA 7605
             LDA R5. APT.AP.PRI
20CC 0228'
00CE 7606
             LDA R6, APT.AP.STATE
00D0 002A
00D2 2107
                 R7. #READY
             LD
00D4 0001
00D6 AD21
             EX
                R1, R2
             ! SAVE DBR # !
            LD
                  CREATE.DBR NUM(R15), RØ
00D8 6FF0
00DA 0002
eedc 5Fee
            CALL LIST_INSERT
00DE 0000*
                   !R2: OBJ ID
                    R3: LIST HEAD PTR
                    R4: NEXT OBJ PTR
                    R5: PRIORITY PTR
                    R6: STATE PTR
                    R7: STATE!
             ! UNLOCK APT !
                  R4. APT.LOCK
00E0 7604
             LDA
00E2 0000'
00E4 5F00
                   K UNLOCK
             CALL
00E6 0000*
             !CREATE USER STACK!
             ! RESTORE ARGUMENT POINTER !
00E8 61FE
                   R14, CREATE.ARG PTR(R15)
             LD
00EA 0000
00EC 61E3
             LD
                   R3, ARG LIST.USR STK(R14)
00EE 0024
             ! SAVE LIMITS !
00F0 6FF3
             LD
                   CREATE.LIMITS(R15), R3
```

00F2 0004



```
00F4 5F00
00F6 0000*
             CALL MM ALLOCATE !R3: # OF BLOCKS
                                 RETURNS:
                                 R2: START ADDR!
             !COMPUTE & SAVE NSP!
00F8 A128
             LD
                 R8, R2
             ! ESTABLISH INITIAL SP VAIUE
               FOR USER STACK. !
                  R8. #STK OFFSET
00FA 0108
             ADD
COFC COFF
ØØFE 6FF8
                   CREATE.N S_P(R15), R8
             LD
0100 0008
             ! RESTORE LIMITS !
             LD R4, CREATE.LIMITS (R15)
Ø102 51F4
0104 0004
0106 AB40
             DEC
                  R4 !SEG LIMITS!
             ! RESTORE DBR !
             LD RØ, CREATE.DBR_NUM(R15)
0108 61FC
010A 0002
010C 2101
                   R1. #USER STACK
             LD
010E 0003
           LD R3. #WRITE !ATTRIBUTE!
0110 2103
0112 0000
0114 5F00
             CALL UPDATE MMU_IMAGE
0116 0000*
                   IRØ: DBR #
                    R1: SEGMENT #
                    R2: SEG ADDRESS
                    R3: SEG ATTRIBUTES
                    R4: SEG LIMITS!
             !CREATE KERNEL STACK!
             ! RESTORE ARGUMENT POINTER !
0118 61FE
                   R14, CREATE.ARG PTR(R15)
             LD
011A 0000
Ø11C 61E3
                   R3, ARG LIST.KER STK(R14)
             LD
011E 0026
0120 5F00
             CALL MM ALLOCATE !R3: # OF BLOCKS
0122 0000*
                                 RETURNS
                                 R2: START ADDR!
             !MAKE MMU ENTRY!
             ! RESTORE DBR # !
0124 61F0
             LD
                   RØ, CREATE.DBR NUM(R15)
0126 0002
0128 2101
             LD
                   R1, #KERNEL STACK
012A 0001
Ø12C A134
             LD
                   R4. R3
012E AB40
             DEC
                   R4
0130 2103
            \mathtt{L}\mathtt{D}
                  R3, #WRITE
0132 0000
             ! SAVE START ADDRESS !
```



```
LD CREATE.SEG_ADDR(R15), R2
0134 6FF2
0136 0006
0138 5F00
             CALL
                   UPDATE MMU IMAGE
013A 0000*
                   !R0: DBR #
                    R1: SEGMENT #
                    R2: SEG ADDRESS
                    R3: SEG ATTRIBUTES
                    R4: SEG LIMITS!
             !ESTABLISH ARGUMENTS!
             ! RESTORE ARGUMENT POINTER !
                   R14. CREATE.ARG PTR(R15)
013C 61FE
             LD
Ø13E 0000
             ! RESTORE STACK ADDRESS !
0140 61F1
             LD
                   R1. CREATE.SEG ADDR(R15)
0142 0006
                   R3, #USER_FCW
0144 2103
             LD
0146 1800
Ø148 61E4
             LD
                   R4, ARG LIST.IC(R14)
014A 001A
             ! RESTORE INITIAL NSP !
                   R5, CREATE.N S P(R15)
014C 61F5
             LD
014E 0008
0150 7606
             LDA
                   R6. VIRT PREEMPT RETURN
0152 0076
0154 030F
             SUB R15. #8
0156 0008
Ø158 1CF9
                   @R15, R3, #4
            LDM
015A 0303
             ! LOAD ARGUMENT POINTER FOR
               CREATE STACK CALL !
015C A1F0
             LD
                  RØ, R15
015E 93F1
                   @R15, R1
             PUSH
Ø16Ø A1E1
                   R1, R14
             ! LOAD INITIAL REGISTER VALUES TO
               BE PASSED TO USER PROCESS AS
               INITIAL PARAMETERS. !
€162 5C11
                  R2, ARG LIST.REG(R1), #13
             LDM
0164 020C
0166 0000
0168 97F1
             POP
                   R1. @R15
016A 5F00
             CALL
                   CREATE STACK
016C 0000*
                   !RØ: ARGUMENT PTR
                    R1: TOP OF STACK
                    R2-R14: INITIAL
                     REG STATES!
             !NOTE: THE ABOVE INITIAL REG STATES
              REPRESENT THE INITIAL PARAMETERS
              (VIZ., REGISTER CONTENTS) THAT A
              USER PROCESS WILL RECEIVE UPON
```



```
INITIAL EXECUTION. !
            ADD R15. #8 !OVERLAY PARAMETERS!
@16E @1@F
0170 0008
            ! ALLOCATE KST !
0172 2103
            LD
                  R3, #KST LIMIT
0174 0001
0176 5F00
           CALL MM ALLOCATE !R3:# OF BLOCKS
0178 0000*
                               RETURNS
                               R2:START ADDR!
            ! RESTORE DBR !
017A 61F0
           LD RØ, CREATE.DBR NUY(R15)
017C 0002
            ! SAVE KST ADDRESS !
017E 6FF2
            I_{i}D
                  CREATE.SEG ADDR(R15), R2
0180 0006
            !MAKE MMU ENTRY FOR KST SEG!
0182 2101
            LD
                  R1, #KST SEG
0184 0002
            LD R3. #WRITE !ATTRIBUTE!
0186 2103
0188 0000
018A 2104
            LD R4, #KST LIMIT-1
Ø18C Ø000
018E 5F00
            CALL UPDATE MMU IMAGE
0190 0000*
                  !RØ: DBR #
                   R1: SEGMENT #
                   R2: SEG ADDRESS
                   R3: SEG ATTRIBUTES
                   R4: SEG LIMITS!
            ! RESTORE KST ADDRESS !
Ø192 61F2
            LD R2. CREATE.SEG ADDR(R15)
0194 0006
            ! CREATE INITIAL KST STUB!
0196 5F00
            CALL CREATE KST !R2:KST ADDR!
Ø198 Ø1AØ'
            ! REMOVE TEMPORARY VARIABLE
              STACK FRAME. !
019A 010F
            ADD R15, #SIZEOF CREATE
019C 000A
Ø19E 9EØ8
           RET
01A0
           END CREATE PROCESS
```



```
CREATE KST
                          PROCEDURE
01A0
           ******************
           * CREATES KST STUB FOR *
           * PROCESS MANAGEMENT
           " DEMO. INSERTS ROOT
           ™ ENTRY IN KST.
                            NOT
           * INTENDED TO BE FINAL
           * PRODUCT.
           *****************
           * PARAMETERS:
           # R2: KST ADDRESS
           ENTRY
            !NOTE: THIS PROCEDURE IS A STUB USED
             FOR INITIALIZATION IN THIS IMPLEMENTATION
             ONLY.
                    THE ACTUAL INITIALIZATION CODE
             FOR THE KST WILL RESIDE AT THE SEGMENT
             MANAGER LEVEL ONCE IMPLEMENTATION OF
             SYSTEM INITIALIZATION IS EFFECTED. !
            ! CREATE ROOT ENTRY IN KST !
                  RR6. #-1 !ROOT HANDLE!
01A0 1466
            LDL
Ø1A2 FFFF
Ø1A4 FFFF
01A6 5D26
            LDL
                  KST.MM HANDLE(R2), RR6
01A8 0000
            !SET ROOT ENTRY # IN G AST !
                  KST.MM HANDLE[2] (R2). #0
01AA 4D25
            LD
01AC 0004
21AE 2222
            ! SET ROOT CLASSIFICATION!
Ø1BØ 14Ø6
            LDL
                  RRG. #SYSTEM LOW
Ø1B2 @@@@
01B4 2000
Ø1B6 5D26
            LDL
                 KST.CLASS(R2). RR6
21B8 020A
            ISET MENTOR SEG #!
01BA 4C25
                  KST.M SEG NO(R2), #0
            LDB
01BC 000E
01BE 0000
             !INITIALIZE FREE KST ENTRIES
             FOR DEMO. NOT FULL KST!
01C0 2101
            LD
                  R1, #10
01C2 000A
            DO
01C4 0B01
             CP
                  R1. #0
01C6 0000
0108 5E0E
             IF EQ THEN EXIT FI
01CA 01D0'
01CC 5E08
```



```
01CE 01DE '
                    R2, #SIZEOF KST_REC
              ADD
01D2 0010
                    KST.M_SEG_NO(R2), #%FF
Ø1D4 4C25
              LDB
01D6 000E
01D8 FFFF
Ø1DA AB1Ø
              DEC
                    R1
Ø1DC E8F3
             OD
Ø1DE 9EØ8
             RET
01E0
            END CREATE_KST
```



```
PROCEDURE
                                TC ADVANCE
01E0

▼ EVENTCOUNT IS ADVANCED BY

                                # INVOCATION OF MM ADVANCE.
                                * PROCESSES THAT ARE AWAITING
                                * THIS EVENT OCCURRENCE ARE
                                 * REMOVED FROM THE BLOCKED LIST*
                                * AND MADE READY. THE READY
                                * LISTS ARE THEN CHECKED TO

➡ INSURE PROPER SHEDULING IS


                                * EFFECTED. IF NECESSARY VIR-
                                * TUAL PREEMPTS ARE SENT TO ALL*
                                * THOSE VP'S BOUND TO LOWER
                                * PRIORITY PROCESSES.
                                ₩ PARAMETERS:
                                       R1: HANDLE POINTER
                                 * R2: INSTANCE (EVENT #)
                                 THE PARTY OF THE P
                                 * RETURNS:
                                 * RØ: SUCCESS CODE
                                **************************
                                 ENTRY
                                    ! ESTABLISH TEMPORARY VARIABLE
                                        STACK FRAME. !
01E0 030F
                                              R15. #SIZEOF TEMP
01E2 0012
                                   ! SAVE INPUT ARGUMENTS !
01E4 6FF1
                                                   TEMP. HANDLE PTR(R15), R1
                                   LD
01E6 0000
01E8 6FF2
                                                    TEMP. EVENT NR(R15), R2
                                   LD
01EA 0002
                                   ! LOCK APT !
01EC 7604
                                   LDA R4. APT.LOCK
01EE 0000'
01F0 5F00
                                   CALL K LOCK
01F2 0000*
                                   ! RETURNS WHEN APT IS LOCKED !
                                   ! ANNOUNCE EVENT OCCURRENCE BY
                                         INCREMENTING EVENTCOUNT IN G AST!
01F4 5F00
                                   CALL MM ADVANCE !R1:HANDLE PTR
01F6 0000*
                                                                                     R2: INSTANCE
                                                                                     RETURNS:
                                                                                     RW:SUCCESS CODE
                                                                                     RR2:EVENTCOUNT!
01F8 ØB00
                                   CP
                                                   RØ. #SUCCEEDED
01FA 0002
Ø1FC SEØE
                                   IF EQ THEN
01FE 0372'
```



```
! SAVE EVENTCOUNT !
             LDL TEMP. EVENT_VAL(R15), RR2
0200 5DF2
0202 0004
             ! RESTORE INSTANCE !
                  RU. TEMP. EVENT NR (R15)
             LD
0204 61F0
0206 0002
             ! RESTORE HANDLE POINTER !
                   R1. TEMP.HANDLE PTR(R15)
0208 61F1
020A 0000
             ! SAVE HANDLE !
                  RR4. HANDLE VAL.HIGH(R1)
020C 5414
             LDL
020E 0000
0210 5DF4
             LDL TEMP. HANDLE HIGH (R15), RR4
0212 000C
            LD R4, HANDLE VAL. LOW(R1)
0214 6114
2216 0204
Ø218 6FF4
             LD
                   TEMP. HANDLE LOW(R15), R4
021A 0010
             ! AWAKEN ALL PROCESSES AWAITING
               THIS EVENT OCCURRENCE!
             ! GET FIRST BLOCKED PROCESS !
             LD R1. APT.BLOCKED LIST
021C 6101
021E 000A'
0220 7606
             LDA R6. APT. BLOCKED LIST
0222 000A'
            WAKE UP:
             DO
              ! DETERMINE IF AT END OF BLOCKED LIST !
0224 ØBØ1
              CP R1. #NIL
0226 FFFF
              IF EQ ! NO MORE BLOCKED PROCESSES !
              THEN EXIT FROM WAKE UP
0228 5E0E
022A 0230'
022C 5E08
022E 02B4
              FΙ
              ! SAVE NEXT ITEM IN LIST !
              LD R7. APT.AP.NEXT_AP(R1)
0230 6117
0232 00201
              ! DETERMINE IF PROCESS IS ASSOCIATED
                WITH CURRENT HANDLE !
0234 54F4
              LDL
                   RR4, TEMP.HANDLE HIGH(R15)
0236 088C
0238 5014
              CPL RR4. APT.AP.HANDIE(R1)
023A 0030'
              IF EQ ! HIGH HANDLE VALUE MATCHES!
023C 5E0E
              THEN
023E 02A2'
0240 61F4
              LD
                   R4, TEMP. HANDLE IOW (R15)
0242 0010
0244 4B14
             CP R4, APT.AP.HANDLE[2](R1)
```



```
0246 0034
             IF EC ! HANDLE'S MATCH !
Ø248 5EØE
             THEN! CHECK FOR INSTANCE MATCH!
024A 029C'
024C 61F0
              LD Re. TEMP.EVENT NR(R15)
024E 0002
0250 4B10
              CP RØ. APT.AP.INSTANCE(R1)
0252 0036
              IF EQ ! INSTANCE MATCHES !
               THEN !DETERMINE IF THIS IS THE
Ø254 5EØE
0256 0296
                      OCCURRENCE THE PROCESS
                      WAITING FOR !
Ø258 54F2
                LDL RR2, TEMP.EVENT VAL(R15)
025A 0004
0250 5012
                CPL RR2, APT.AP.VALUE(R1)
025E 0038'
                IF GE !AWAITED EVENT HAS OCCURRED!
                 THEN ! AWAKEN PROCESS !
0260 5E01
0262 0290'
                  ! REMOVE FROM BLOCKED LIST !
Ø264 2F67
                  LD @R6. R7
                  ! SAVE LOCAL VARIABLES !
0266 91F6
                   PUSHL @R15. RR6
                  ISET LIST THREADING ARGUMENTS!
                        R2. APT.AP.AFFINITY(R1)
0268 6112
                  LD
026A 002C'
026C 7623
                  LDA R3. APT.READY IIST(R2)
026E 0006'
0270 7604
0272 0020
                  LDA R4, APT.AP.NEXT AP
0274 7605
                  LDA R5. APT.AP.PRI
0276 0028'
0278 7606
                 LDA R6. APT.AP.STATE
027A 002A'
027C 2107
                 LD R7, #READY
027E 0001
0280 A112
                  LD R2, R1
                  CALL LIST_INSERT
0282 5F00
0284 0000*
                    !R2: OBJ ID
                     R3: LIST HEAD PTR
                     R4: NEXT OBJ PTR
                    R5: PRIORITY PTR
                     R6: STATE PTR
                     R7: STATE VALUE!
                   ! RESTORE LOCAL VARIABLES !
                  POPL RR6. @R15
0286 95F6
0288 210B
                  LD R11, #REMOVED
028A ABCD
028C 5E08
              ELSE !PROCESS STILL BLOCKED!
```



```
028E 0292'
                    CLR R11
0290 8DB8
                  FI ! END VALUE CHECK !
0292 5E08
                 ELSE !PROCESS STILL BLOCKED!
0294 0298
Ø296 8DB8
                  CLR
                        R11
               FI ! END INSTANCE CHECK !
0298 5E08
               ELSE !PROCESS STILL BLUCKED!
029A 029E'
029C 8DB8
                CLR R11
              FI ! END HANDLE CHECK !
029E 5E08
              ELSE !PROCESS STILL BLOCKED!
02A0 02A4
ØZAZ 8DB9
              CLR
                    R11
              FI ! END HIGH HANDLE CHECK !
              ! RESET AP POINTER REGISTERS !
              CP R11. #REMOVED
02A4 0B0B
Ø2A6 ABCD
              IF NE ! PROCESS IS STILL BLOCKED !
02A8 5E06
              THEN
ØZAA ØZBØ'
02AC 7616
               LDA R6, APT.AP.NEXT AP(R1)
02AE 0020'
              FI
02B0 A171
             LD
                   R1. R7
02B2 E8B8
             OD
             ! DETERMINE IF ANY VIRTUAL PREEMPT
               INTERRUPTS ARE REQUIRED !
0234 8D28
             CLR
                  R2
            PREEMPT CHECK:
             DO
02B6 0B02
             CP
                 R2. #NR CPU * 2
02B8 0004
02BA 5ECE
             IF EC !ALL READY LISTS CHECKED! THEN
02BC 02C2'
02BE 5E08
               EXIT FROM PREEMPT CHECK
02C0 0366'
              FI
              ! CREATE PREEMPT VECTOR FOR VP'S !
02C2 8D18
              CLR
                   R1
              DO !FOR R1=1 TO NR_VP'S!
02C4 A910
               INC
                     R1
02C6 4B21
               CP
                     R1, APT.VP.NR VP(R2)
0208 00101
               IF GT ! PREEMPT VECTOR COMPLETED !
02CA 5E02
               THEN EXIT
02CC 02D2'
Ø2CE 5EØ8
02D0 02D8'
               FI
Ø2D2 ØDF9
               PUSH
                    QR15. #TRUE
```



```
02D4 0001
02D6 E8F6
              OD
              ! # TO PREEMPT!
Ø2D8 8D38
              CLR
                   R3
                   R4, APT.VP.NR VP(R2)
02DA 6124
              LD
02DC 0010'
              ! # OF VP'S !
              ! GET FIRST READY PROCESS !
              LD
                    R1. APT.READY LIST(R2)
02DE 6121
02E0 0006'
             CHECK RDY LIST:
              DO
               ! SEE IF READY LIST IS EMPTY !
                   R1, #NIL
02E2 6B61
02E4 FFFF
              IF EQ !LIST IS EMPTY!
               THEN EXIT FROM CHECK RDY LIST
02E6 5E0E
02E8 02EE'
02EA 5E08
02EC 0324
               FI
02EE 4D11
               CP
                    APT.AP.STATE(R1), #RUNNING
02F0 002A'
02F2 0000
               IF EQ !PROCESS IS RUNNING!
               THEN !DON'T PREEMPT IT!
02F4 5E0E
02F6 030C'
02F8 6115
                LD
                       R5, APT.AP.VP ID(R1)
02FA 002E'
                !COMPUTE LOCATION IN PREEMPT VECTOP!
Ø2FC 4325
                 SUB R5. APT.VP.FIRST(R2)
02FE 0014'
0300 74F6
                LDA R6, R15(R5)
0302 0500
2304 0D65
                LD @R6, #FALSE
0306 0000
0308 5E08
               ELSE ! PREEMPT IT !
030A 030E'
                INC R3
030C A930
               FΙ
030E AB40
               DEC
                     R4
0310 0B04
               CP
                    R4. #0
0312 0000
               IF EO !ALL VP'S VERIFIED!
0314 5EØE
               THEN
0316 031C'
0318 5E08
                EXIT FROM CHECK RDY LIST
031A 0324'
               FI
               ! GET NEXT AP IN READY LIST !
               LD R@, APT.AP.NEXT AP(R1)
031C 6110
```



```
031E 0020'
                     R1. R0
0320 A101
               _{
m LD}
              OD ! END CHECK RDY LIST!
0322 ESDF
              ! SET NECESSARY PREEMPTS !
              LD
                    R4. APT.VP.NR_VP(R2)
0324 6124
0326 00101
0328 6121
              LD R1. APT.VP.FIRST(R2)
032A 0014'
             SEND PREEMPT:
              DO
               POP
Ø32C 97FØ
                     RØ. @R15
               ! CHECK TEMPLATE !
032E @B00
               CP
                     RØ. #TRUE
0330 0001
               IF EO !CAN BE PREEMPTED!
                THEN
0332 5E0E
0334 0350'
0336 @B03
                 CP
                        R3, #0
0338 0000
                 IF GT !PREEMPTS REQUIRED!
033A 5EV2
                  THEN !PREEMPT IT!
033C 0350'
                    !SAVE ARGUMENTS!
233E 93F1
                   PUSH @R15. R1
0340 91F2
                    PUSHL GR15. RR2
Ø342 93F4
                    PUSH GR15. R4
0344 5F00
                          SET PREEMPT
                    CALL
0346 0000*
                    !P1: VP ID!
                    ! RESTORE ARGUMENTS !
0348 97F4
                    POP R4. GR15
034A 95F2
                    POPL
                          RR2. @R15
034C 97F1
                    POP
                          R1. @R15
034E AB30
                    DEC
                          R3
                 FΙ
               FI
0350 A911
               INC
                      R1, #2
0352 AB40
               DEC
                      R4
2354 2B24
               CP
                      R4. #4
0356 0000
               IF EQ !STACK RESTORED!
0358 5E@E
                THEN
035A 0360'
035C 5E08
                 EXIT
035E 0362'
               FΙ
              OD ! END SEND_PREEMPT!
0360 ESE5
              ! CHECK NEXT READY LIST !
Ø362 A921
              INC
                   R2. #2
0364 E8A8
             OD ! END PREEMPT CHECK!
```



! UNLOCK APT ! 0366 7604 LDA R4. APT.LOCK 0368 0000' CALL K_UNLOCK 236A 5F22 036C 0000* ! RESTORE SUCCESS CODE ! 236E 2128 LD Re, #SUCCEEDED 0370 0002 FΙ ! RESTORE STACK ! ADD R15, #SIZEOF TEMP 0372 010F 0374 0012 0376 9E08 RET END TC_ADVANCE 0378



```
PROCEDURE
0378
           TC AWAIT
          ******************
           * CHECKS USER SPECIFIED VALUE
           * AGAINST CURRENT EVENTCOUNT
           ₩ VALUE. IF USER VALUE IS LESS
           ₩ THAN OR EQUAL EVENTCOUNT THEN#
           ₩ CONTROL IS RETURNED TO USER.
           * ELSE USER IS BLOCKED UNTIL
           * EVENT OCCURRENCE.
           ▼ PARAMETERS:
              R1: HANDLE POINTER
              R2: INSTANCE (EVENT #)
           * RR4: SPECIFIED VALUE
           **********************
           * RETURNS:
           ₩ RØ: SUCCESS CODE
           ENTRY
            ! ESTABLISH STACK FRAME FOR
              TEMPORARY VARIABLES. !
0378 030F
                R15, #SIZEOF TEMP
            SUB
037A 0012
            ! SAVE INPUT PARAMETERS !
037C 6FF1
                  TEMP. HANDLE PTR (R15), R1
            LD
037E 0000
0380 6FF2
            LD
                  TEMP.EVENT_NR(R15), R2
0382 0002
0384 5DF4
                  TEMP. EVENT VAL(R15), RR4
            LDL
2386 2224
            ! LOCK APT !
0388 7604
            LDA
                 R4. APT.LOCK
038A 0660'
038C 5F00
            CALL K LOCK
038E 0000#
            ! RETURNS WHEN APT IS LOCKED !
            ! GET CURRENT EVENTCOUNT !
0390 5F00
            CALL
                 MM READ EVENTCOUNT
0392 0000*
                  !R1:HANDLE POINTER
                  R2: INSTANCE
                  RETURNS:
                  RØ:SUCCESS CODE
                   RR4: EVENTCOUNT!
0394 ØBCC
            CP
                  RØ, #SUCCEEDED
0396 0002
0398 5E0E
            IF EQ THEN
039A 0440'
            ! DETERMINE IF REQUESTED EVENT
              HAS OCCURRED!
```



```
LDL RR6, TEMP.EVENT VAL(R15)
039C 54F6
039E 0004
            CPL
                 RR6. RR4
03A0 9046
            IF GT ! EVENT HAS NOT OCCURRED!
23A2 5E22
            THEN !LLOCK PROCESS!
03A4 0440'
              ! IDENTIFY PROCESS !
              CALL RUNNING VP !RETURNS:
23A6 5F20
03A8 0000*
                                 R1:VP ID
                                 R3:CPU #!
              ! SAVE RETURN VARIABLES !
Ø3AA 6FF1
              LD TEMP.ID VP(R15), R1
03AC 0008
              LD
                    TEMP.CPU NUM(R15), R3
Ø3AE 6FF3
03B0 000A
Ø3B2 6118
              LD R8. APT.RUNNING LIST(R1)
03B4 0002'
              ! RESTORE REMAINING ARGUMENTS !
              LD R2. TEMP.EVENT NR(R15)
03B6 61F2
03B8 0002
              LD R1. TEMP.HANDLE PTR(R15)
03BA 61F1
e3BC eeee
              ! SAVE EVENT DATA!
03BE 5414
              LDL RR4, HANDLE VAL.HIGH(R1)
03C0 0660
03C2 5D84
              LDL APT.AP.HANDLE(R8), RR4
03C4 0230'
0306 6114
              LD R4, HANDLE VAL.LOW(R1)
03C8 0004
03CA 6F84
              LD
                    AFT.AP.HANDLE(2)(R8), R4
03CC 0034'
03CE 6F82
              LD APT.AP.INSTANCE(RE), R2
03D0 0036'
             LDL RR6. TEMP. EVENT VAI(R15)
03D2 54F6
03D4 0004
Ø3D6 5D86
              LDL APT.AP.VALUE(R8), RR6
03D8 0038'
              ! REMOVE PROCESS FROM READY LIST !
Ø3DA 6181
              LD R1. APT.AP.AFFINITY(R8)
03DC 002C'
03DE 6112
              LD
                   R2, APT.READY LIST(R1)
03E0 0006'
              ! SEE IF PROCESS IS FIRST
               ENTRY IN READY LIST !
03E2 8B82
              CP
                   R2. R8
              IF EQ !INSERT NEW READY LIST HEAD!
03E4 5E0E
              THEN
03E6 03F4'
               LD R3, APT.AP.NEXT_AP(R8)
03E8 6183
03EA 0020'
```



```
03EC 6F13,
03EE 0006,
                LD APT.READY LIST(R1), R3
               ELSE !DELETE FROM LIST BODY!
03F0 5E08
03F2 040E'
                DO
                     R3. APT.AP.NEXT AP(R2)
23F4 6123
                 ID
03F6 0020'
Ø3F8 8B83
                 CP R3, R8
                 IF EC !FOUND ITEM IN LIST!
03FA 5E0E
03FC 040A'
                  THEN
03FE 6183
                   LD R3, APT.AP.NEXT AP(R8)
0400 0020'
                  LD APT.AP.NEXT AP(R2), R3
0402 6F23
0404 0020'
0406 5E08
                   EXIT
0408 040E'
                 FΙ
040A A132
                 LD
                      R2. R3
040C E8F3
                 OD
               FI
               !THREAD PROCESS IN FLOCKED LIST!
040E A182
               LD R2. R8
0410 7603
               LDA
                    R3, APT.BLOCKED LIST
0412 000A'
0414 7604
               LDA R4. APT.AP.NEXT AP
0416 0020'
0418 7605
               LDA R5, APT.AP.PRI
041A 0028
              LDA R6, APT.AP.STATE
Ø410 7606
041E 002A
              LD R7, #BLOCKED
0420 2107
0422 0002
0424 5F00
              CALL LIST INSERT !R2:OBJ ID
0426 0000*
                                  R3:LIST HEAD PTR
                                  R4:NEXT OBJ PTR
                                  R5:PRIORITY PTR
                                  R6:STATE PTR
                                  R7:STATE !
               ! GET CURRENT VP ID !
0428 61F1
               LD
                     R1, TEMP.ID VP(R15)
042A 0008
242C 61F3
              LD
                     R3. TEMP.CPU NUM(R15)
242E 000A
               ! SCHEDULE FIRST READY PROCESS !
0430 5F00
               CALL TC_GETWORK !R1:VP ID
0432 0000'
                                 R3:CPU #!
               ! UNLOCK APT !
0434 7604
            LDA R4. APT.LOCK
```



```
0436 0000'
0438 5F00
            CALL K_UNLOCK
243A 2222*
              ! RESTORE SUCCESS CODE !
043C 2100
             LD RØ, #SUCCEEDED
043E 6662
            FI
           FΪ
            ! RESTORE STACK !
           ADD R15, #SIZEOF TEMP
0440 010F
0442 0012
2444 9E08
           RET
           END TC_AWAIT
0446
```



```
PROCESS CLASS
                          PROCEDURE
8446
         ₹ READS SECURITY ACCESS
          # CLASS OF CURRENT PROCESS *
          * IN APT. CALLED BY SEG
          ₩ MGR AND EVENT MGR
          *****************
          * LOCAL VARIABLES:
          * R1: VP ID
            R5: PROCESS ID
          * RETURNS:
           RR2: PROCESS SAC
          ENTRY
0446 7604
               R4.APT.LOCK
          LDA
0448 0000
           CALL K_LOCK !R4: APT.LOCK!
244A 5F22
044C 0000*
           CALL RUNNING VP !RETURNS:
044E 5F00
2450 0000×
                           R1:VP ID
                           R3:CPU #!
0452 6115
          LD
                R5, APT. RUNNING LIST (R1)
8454 8882'
0456 5452
           LDL
                RR2.APT.AP.SAC(R5)
0458 0024
           ! UNLOCK APT !
045A 7604
           LDA
               R4. APT.LOCK
045C 0000'
045E 5F00
           CALL K UNLOCK
0460 0000*
0462 9E08
          PET
          END PROCESS CLASS
```

8464



```
2464
          GET DBR NUMBER
                                PROCEDURE
          *******************
           ™ OBTAINS DBR NUMBER FROM APT
           * FOR THE CURRENT PROCESS.
           ₩ CALLED BY SEGMENT MANAGER
           ****
           * LOCAL VARIABLES:
           * R1: VP ID
             R5: PROCESS ID
           *******
           ≈ RETURNS:
                                        25
           F R1: DBR NUMBER
           *************************
          ENTRY
           !NOTE: DER # IS ONLY VALID WHILE PROCESS
            IS LOADED. THIS IS NO PROBLEM IN SASS
            AS ALL PROCESSES REMAIN LOADED.
            MORE GENERAL CASE, THE DER # COULD ONLY
            BE ASSUMED CORRECT WHILE THE APT IS LOCKED!
0464 7604
           LDA
                R4.APT.LOCK
0466 0600'
           CALL K LOCK !R4: APT.LOCK!
0468 5F00
046A 0000*
           CALL RUNNING VP !RETURNS:
046C 5F00
046E 0000*
                             R1:VP ID
                             R3:CPU #!
2478 6115
           LD
                 R5.APT.RUNNING_LIST(R1)
0472 0002
                R1.APT.AP.DBR(R5)
0474 6151
           LD
0476 V022
            ! UNLOCK APT !
0478 7604
           LDA R4. APT.LOCK
247A 2020
047C 5F00
           CALL K UNLOCK
047E 00007
           RET
0480 9E08
2482
           END GET DBR NUMBER
```

END TC



APPENDIX C - DISTRIBUTED MEMORY MANAGER LISTINGS

```
Z8000ASM 2.02
      OBJ CODE STMT SOURCE STATEMENT
LOC
       SLISTON STTY
       DIST_MM MODULE
       CONSTANT
       CREATE CODE
                          := 50
                         := 51
:= 52
       DELETE CODE
       ACTIVATE_CODE
                           := 53
       DEACTIVATE CODE
       SWAP IN CODE
                           := 54
       SWAP OUT CODE
                           := 55
       NR CPU
                           := 2
       NR KST ENTRY
       NR_KST_ENTRY
MAX_SEG_SIZE
                           := 54
                           := 128
       MAX DBR NO
                           := 4
       KST SEG NO
                           := 2
       NR OF KSEGS
                           := 1€
       BLOCK SIZE
                           := 8
       MEM AVAIL
                          := %FØØ
       G AST_LIMIT
                           := 10
       INSTANCE1
                           := 1
       INSTANCEZ
                           := 2
       INVALID INSTANCE := 95
       SUCCEEDED
                           := 2
     TYPE
                       ARRAY [3 WORD]
       H ARRAY
       COM MSG
                       ARRAY [16 BYTE]
       ADDRESS
                       WORD
       G_AST_REC
                      RECORD
        [UNIQUE_ID
                      LONG
         GLOBAL ADDR
                      ADDRESS
         P_L_ASTE_NO
                       WORD
         FLAG
                       WORD
         PAR ASTE
                       WORD
         NR_ACTIVE
                      WORD
         NO ACT DEP
                       BYTE
         SIZE1
                       BYTE
         PG TBL
                      ADDRESS
         ALĪAS TBL
                      ADDRESS
         SEQUENCER
                      LONG
         EVENT1
                      LONG
         EVENTS
                      LONG
```



WORD MM VP ID SEG_ARRAY ARRAY [MAX_SEG_SIZE BYTE] SSECTION D MM DATA GLOBAL MM CPU TBL ARRAY [NR CPU MM VP ID] 0000 SSECTION AVAIL MEM INTERNAL ! NOTE: MEM POOL IS LOCATED IN CPU LOCAL MEMORY. ! 0000 MEM POOL ARRAY [MEM_AVAIL BYTE] GLOBAL ! NOTE: NEXT BLOCK IS USED IN THE MM ALLOCATE STUB AS AN OFFSET POINTER INTO THE ELOCK OF ALLOCATABLE MEMORY. IT IS INITIALIZED IN BOOTSTRAP LOADER. ! e Fee NEXT BLOCK WORD SSECTION MSG FRAME DCL INTERNAL !NOTE: THESE RECORDS ARE "OVERLAYS" OR "FRAMES" USED TO DEFINE MESSAGE FORMATS. NO MEMORY IS ALIOCATED! SABS Ø CREATE MSG RECORD [CR CODE 0000 WORD CE_MM_HANDLE H ARRAY CE_ENTRY_NO SHORT_INTEGER CE_FILL CE_SIZE PYTE WOPE CE CLASS LONG SABS Ø 0000 DELETE MSG RECORD [DE CODE WORD DE MM HANDLE H ARRAY DE ENTRY NO SHORT INTEGER DE FILL ARRAY[7 BYTE]| SABS @ ACTIVATE_MSG RECORD [ACT_CODE WORD A_DBR_NO WORD 0000 WORD A_MM_HANDLE H_ARRAY A_ENTRY_NO SHORT_INTEGER A SEGMENT NO SHORT INTEGER LONG]



```
SAES @
       DEACTIVATE MSG RECORD [DEACT CODE
                                            WORD
0000
                               D DER NO
                                            WORD
                               D MM HANDLE H ARRAY
                               D FILL
                                            ARRAY[3 WORD]]
       $ABS @
       SWAP IN MSG
                     RECORD [S IN CODE
                                            WORD
0000
                               SI MM HANDLE
                                           H ARRAY
                               SI DER NO
                                            WORD
                               SI_ACCESS_AUTH BYTE
                               SI FILL1
                                            BAUF
                               SIFILL
                                            ARRAY[2 WORD]
       SAES &
       SWAP OUT MSG
                       RECORD IS OUT CODE
                                           WORD
0000
                               SO DBR NO
                                            WORD
                               SO MM HANDLE H ARRAY
                               SO FILL
                                            ARRAY[3 WORD]]
       SABS &
                        RECORD [SUC_CODE
       RET_SUC_CODE
                                             EYTE
0000
                               SC FILL
                                           ARRAY[15 BYTE]
       SABS @
       R ACTIVATE ARG RECORD [R SUC CODE
                                            BYTE
0000
                               RFILL
                                            EYTE
                               R MM HANDLE
                                            H ARRAY
                               RCLASS
                                            LÖNG
                               RSIZE
                                            WORD
                               R FILL1
                                            WORL
       SABS @
0000
                    RECORD
       MM HANDLE
         [ID
                  LONG
          ENTRY NO WORD
```



EXTERNAL

G_AST_LOCK WORD

G_AST ARRAY[G_AST_LIMIT G_AST_REC]

K_LOCK PROCEDURE

K_UNLOCK · PROCEDURE

GET_CPU_NO PROCEDURE

SIGNAL PROCEDURE

WAIT PROCEDURE



GLOBAL \$SECTION D MM_PROC

```
MM CREATE ENTRY
                                  PROCEDURE
0000
          ******************
           * INTERFACE BETWEEN SEG MGR
                                          *
           * (CREATE SEG PROCEDURE) AND
           * MMGR PROCESS (CREATE ENTRY
           * PROCEDURE). ARRANGES AND
           * PERFORMS IPC.
           * REGISTER USE:
           * PARAMETERS
              RØ:SUCCESS CODE (RET)
                                          23
              R1: HPTR (INPUT)
             R2: ENTRY NO (INPUT)
             R3:SIZE (INPUT)
              RR4:CLASS (INPUT)
           * LOCAL USE
              R6:MM HANDLE ARRAY ENTRY
              R8: COM MSGEUF
              R13: COM MSGBUF
           ENTRY
            !USE STACK FOR MESSAGE!
            SUB
                 R15.#SIZEOF COM MSG
0000 030F
0002 0010
                  R13.R15 ! COM MSGBUF!
0004 A1FD
            LD
            !FILL COM MSGBUF (LOAD MESSAGE). CREATE MSG
             FRAME IS BASED AT ADDRESS ZERO.
                                            IT IS
             OVERLAID ONTO COM MSGBUF FRAME BY INDEXING
             EACH ENTRY (I.E. ADDING TO EACH ENTRY) THE
             BASE ADDRESS OF COM MSGEUF!
0006 4DD5
            LD
                  CREATE MSG.CR CODE(R13), #CREATE CODE
9939 8039
000A 0032
            LD
000C 3116
                  R6.R1(#0) !INDEX TO MM HANDLE ENTRY!
2222 2222
            LD
                  CREATE MSG.CE MM HANDLE[0] (R13),R6
0010 6FD6
9012 0002
0014 3116
            LD
                  R6.R1(#2)
0016 0002
0018 6FD6
            LD
                  CREATE MSG.CE MM HANDLE[1](R13),R6
001A 0004
            LD
                  R6.R1(#4)
001C 3116
001E 0004
2220 6FD6
            LD
                  CREATE MSG.CE MM HANDLE[2](R13),R6
9022 0006
0024 6FD2
                  CREATE MSG.CE ENTRY NO(R13).R2
            LD
```



```
0026 0008
0028 5DD4
             LDL
                   CREATE MSG.CE CLASS (R13).RR4
002A 000C
                   CREATE MSG.CE SIZE(R13),R3
             LD
002C 6FD3
002E 000A
                   R8,R13
             LD
0030 A1D8
                   PERFORM IPC !R8: COM MSGBUF!
0032 5F00
             CALL
2034 018C'
             !RETRIEVE SUCCESS CODE FROM RETURNED MESSAGE!
             CLR
0036 8D08
                   RLW, RET_SUC_CODE.SUC_CODE(R13)
             LDB
0038 60D8
003A 0000
003C 010F
                   R15, #SIZEOF COM MSG !RESTORE STACK STATE!
             ADD
003E 0010
0040 9E08
             RET
0042
        END MM CREATE ENTRY
```



```
0.042
           MM DELETE ENTRY
                                    PROCEDURE
           * INTERFACE BETWEEN SEG MGR
           * (DELETE SEG PROCEDURE) AND
           * MMGR (DELETE ENTRY PROCEDURE).*
           # ARRANGES AND PERFORMS IPC.
           * PEGISTER USE:
                                           **

▼ PARAMETERS

                                           *
              RØ:SUCCESS CODE(RET)
              R1:HPTR(INPUT)
                                           45
              R2:ENTRY NO(INPUT)
           * LOCAL USE
                                           34
           7,5
              R6:MM HANDLE ARRAY ENTRY
                                            *
              R8: COM MSGBUF
              R13: COM MSGBUF
           *****************
           ENTRY
            !USE STACK FOR MESSAGE!
0042 030F
            SUB
                  R15.#SIZEOF COM MSG
6844 6616
                            ! COM MSGBUF!
0046 A1FD
                  R13.R15
         !FILL COM MSGBUF (LOAD MESSAGE). DELETE MSG FRAME
         IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
         COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGEUF!
                  DELETE MSG.DE CODE(R13), #DELETE CODE
6648 4DD5
            LD
004A 0000
004C 0033
004E 3116
            ID
                  R6,R1(#6)
                              !INDEX TO MM HANDLE ENTRY!
0050 0000
0052 6FD6
            LD
                  DELETE_MSG.DE MM_HANDLE[0](R13),R6
2254 6882
0056 3116
            LD
                  R6,R1(#2)
0058 0002
885A 6FD6
            LD
                  DELETE_MSG.DE MM_HANDLE[1](R13).R6
005C 0004
005E 3116
            LD
                  R6.P1(#4)
2262 2224
0062 6FD6
            LD
                   DELETE MSG.DE_MM HANDLE[2](R13).R6
0064 0006
0066 6FD2
            LD
                   DELETE MSG.DE ENTRY NO(R13),R2
0068 0008
668 VALA
            LD
                   R8.R13
                  PERFORM IPC !RE: COM MSGEUF!
            CALL
006C 5F00
006E 018C
             !RETRIEVE SUCCESS CODE FROM RETURNED MESSAGE!
8070 8D08
            CLR
0072 60D8
            LDB
                  RIØ, RET SUC CODE.SUC CODE(R13)
0074 0000
0676 610F
            ADD
                   R15.#SIZEOF COM MSG !RESTORE STACK STATE!
0078 0010
007A 9E08
            RET
007C
         END MM DELETE ENTRY
```



```
MM ACTIVATE
                                    PROCEDURE
207C
           *********************
            * INTERFACE BETWEEN SEG MGR
            * (MAKE KNOWN PROCEDURE) AND
            * MMGR
                    (ACTIVATE PROCEDURE).
           # ARRANGES AND PERFORMS IPC.
            ****************************
            * REGISTER USE:
            ₹ PARAMETERS
                                            **
              R1:DBR NO(INPUT)
                                            *
              R2: HPTE (INPUT)
                                            *
              R3: ENTRY NO
                                            7,5
              R4:SEGMENT NO
                                            **
            *
                                            **
             R12:RET HANDLE PTR
                                            *
            ₩ LOCAL US E
             R8: COM MSGEUF
              R13: COM MSGBUF
            ₩ RETURNS:
              Re:SUCCESS CODE
                                            *
              RR2:CLASS
               R4:SIZE
            ENTRY
             !USE STACK FOR MESSAGE!
007C 030F
             SUB
                  R15.#SIZEOF COM MSG
207E 2010
                          ! COM MSGBUF!
0080 A1FD
                   R13.R15
             ! SAVE RETURN HANDLE POINTER !
             PUSH @R15. R12
0082 93FC
         !FILL COM MSGBUF (LOAD MESSAGE). ACTIVATE MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLALD ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGEUF!
                   ACTIVATE MSG.ACT CODE(R13), #ACTIVATE CODE
0084 4DD5
             LD
0086 0000
0088 0034
008A 6FD1
             LD
                   ACTIVATE MSG.A DER NO(R13),R1
208C 0002
008E 3126
             LD
                   R6.R2(#0)
0090 0000
0092 6FD6
             LD
                   ACTIVATE MSG.A MM HANDLE[2] (R13),R6
0094 0004
0096 3126
             LD
                   R6.R2(#2)
0098 0002
009A 6FD6
             LD
                   ACTIVATE MSG.A MM HANDLE[1] (R13), R6
009C 0006
009E 3126
             LD
                   R6.R2(#4)
00A0 0004
22A2 6FD6
             LD
                   ACTIVATE MSG.A MM HANDLE[2](R13),R6
```



```
2000 PASS
00A6 6EDB
                  ACTIVATE MSG.A ENTRY NO(R13).RL3
             LDB
0008 8A90
             LDB
EVAA GEDC
                  ACTIVATE MSG.A SEGMENT NO(R13),RL4
00AC 000B
OCAE AIDS
             LD
                  R8.R13
             CALL PERFORM IPC ! (RE: COM MSGEUF!
CEBC SFEE
00B2 018C'
             ! RESTORE RETURN HANDLE POINTER !
00B4 97FC
             POP
                   R12, @R15
             ! UPDATE MM HANDLE ENTRY !
                   RR6, R ACTIVATE_ARG.R_MM_HANDLE(R13)
00B6 54D6
             LDL
66.BE 6665
00BA 5DC6
             LDL
                  MM HANDLE.ID(R12). RR6
40BC 0600
06BE 61De
             LD
                   R6, R ACTIVATE ARG.R MM HANDLE [2] (R13)
0000 0006
00C2 6FC6
             LD
                   MM HANDLE.ENTRY NO(R12), R6
88C4 8884
             !RETRIEVE OTHER RETURN ARGUMENTS!
00C6 8D08
             CLR
                   RØ
00C8 60D8
             LDB
                   RLØ, R ACTIVATE ARG.R SUC CODE(R13)
000A 0000
             LDL
00CC 54D2
                  RR2, R ACTIVATE ARG. R CLASS(R13)
00CE 0008
00D0 61D4
             LD
                  R4.R ACTIVATE ARG.R SIZE(R13)
00D2 000C
00D4 010F
             ADD
                   R15, #SIZEOF COM MSG !RESTORE STACK STATE!
00D6 0010
00D8 9E08
             RET
         END MM ACTIVATE
```

CCDA



```
MM DEACTIVATE
                                    PROCEDURE
00 DA
           ************************
           * INTERFACE BETWEEN SEG MGR
            * (TERMINATE PROCEDURE) AND
                                            **
            * MMGR (DEACTIVATE PROCEDURE).
           * ARRANGES AND PERFORMS IPC.
           **********
           * REGISTER USE:
           ₩ PARAMETERS
                                            **
              RØ:SUCCESS CODE(RET)
                                            *
              R1:DBR NO(INPUT)
                                            *
                                            35
             R2:HPTR(INPUT)
                                            *
           * LOCAL USE
                                            **
              R6:MM HANDLE ARRAY ENTRY
              Re: COM MSGEUF
              R13: COM MSGBUF
                                            *
           ENTRY
             !USE STACK FOR MESSAGE!
00DA 030F
            SUB
                  R15.#SIZEOF COM MSG
00DC 0010
                             ! COM MSGBUF !
CODE A1FD
            LD
                   R13.R15
         !FILL COM MSGBUF (LOAD MESSAGE). DEACTIVATE MSG FRAME
         IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGBUF!
EEEE 4DD5
            LD
                   DEACTIVATE MSG.DEACT CODE(R13),
0082 6000
                                    #DEACTIVATE CODE
00E4 0035
22E6 6FD1
            LD
                   DEACTIVATE MSG.D DBR NO(R13).R1
00E8 0002
ØØEA 3126
            LD
                  R6.R2(#Ø) !INDEX TO MM HANDLE ENTRY!
eeec eeee
WWEE 6FD6
            LD
                  DEACTIVATE MSG.D MM_HANDLE[0](R13),R6
00F0 00C4
00F2 3126
            LD
                  R6, R2(#2)
20F4 0002
00F6 6FD6
            ID
                  DEACTIVATE MSG.D MM HANDLE[1] (R13), R6
00F8 0006
00FA 3126
            LD
                  R6.R2(#4)
00FC 0004
CUFE 6FD6
            LD
                  DEACTIVATE_MSG.D_MM_HANDLE[2](R13),R6
0100 0008
0102 A1D8
            LD
                  RE.R13
                  PERFORM IPC !RE: COM MSGEUF!
0104 5F00
            CALL
@106 @18C'
```



!RETRIEVE SUCCESS_CODE FROM RETURNED MESSAGE!

0168	8 DØ8	CIR	Re				
010A	60D8	LDB	RLO, RET_SUC	_CODE.SUC	C_CODE(R1	3)	
010C	0000						
010E	010F	ADD	R15, #SIZEOF	COM_MSG	!RESTORE	STACK	STATE!
0110	0010			_			
0112	9E08	RET					
Ø114	END	MM_DEA	ACTIVATE				



```
MM SWAP IN
                                     PROCEDURE
0114
           ! ***********************
            * INTERFACE BETWEEN SEG MGR (SM *
            * (SWAP IN PROCEDURE). ARRANGES
            * AND PERFORMS IPC.
            A THE SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET.
            * REGISTER USE:
            * PARAMETERS
                                             **
               RØ:SUCCESS CODE(RET)
                                             3,5
               R1:DBR NO(INPUT)
            *
                                             **
            # P2:HPTR(INPUT)
            ř
              R3:ACCESS
                              (INPUT)
                                              25
            * LOCAL USE
                                              λK
               R6:MM HANDLE ARRAY ENTRY
            꾸
                                             3,5
              R8: COM MSGBUF
               R13: COM MSGBUF
            ******************
            ENTRY
             !USE STACK FOR MESSAGE!
                   R15.#SIZEOF COM MSG
0114 030F
             SUB
0116 0010
                              ! COM MSGBUF !
0118 A1FD
             LD
                   R13.R15
         !FILL COM MSGBUF (LOAD MESSAGE). SWAP IN MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGBUF!
011A 4DD5
             ID
                   SWAP IN MSG.S IN CODE(R13). #SWAP IN CODE
011C 0000
011E 0036
0120 3126
             LD
                   R6,R2(#0) !INDEX TO MM HANDLE ENTRY!
0122 0000
0124 6FD6
             LD
                   SWAP_IN_MSG.SI_MM_HANDLE[@](R13),R6
0126 0002
             LD
                   R6.P2(#2)
Ø128 3126
212A 2002
012C 6FD6
             LD
                   SWAP IN MSG.SI MM HANDLE[1] (R13),R6
012E 0004
@13@ 3126
             LD
                   R6,R2(#4)
0132 0004
0134 6FD6
             LD
                   SWAP IN MSG.SI MM HANDLE[2] (R13),R6
0136 0006
0138 6FD1
             ID
                   SWAP IN MSG.SI DBR NO(R13),R1
013A 0008
                   SWAP IN MSG.SI ACCESS AUTH(R13),RL3
013C 6EDB
             LDB
013E 000A
0140 A1D8
             LD
                   R8.R13
2142 5F00
                   PERFORM IPC !RE: COM MSGEUF!
             CALL
```

0144 018C





```
PROCEDURE
0152
           MM SWAP OUT
           * INTERFACE BETWEEN SEG MGR (SM *
           * SWAP OUT PROCEDURE) AND MMGR

★ (SWAP OUT PROCEDURE). ARRANGES*

           * AND PERFORMS IPC.
           * REGISTER USE:
                                           *
           * PARAMETERS
              RØ:SUCCESS_CODE(RET)
                                           **

R1:DER NO(INPUT)

           * R2:HPTR(INPUT)
                                           **
           ₹ LOCAL USE
              R6:MM HANDLE ARRAY ENTRY
              R8: COM MSGBUF
              R13: COM MSGBUF
           *********************************
           ENTRY
            !USE STACK FOR MESSAGE!
            SUB
                 R15,#SIZEOF COM MSG
0152 030F
0154 0010
                           ! COM MSGBUF!
0156 A1FD
            LD
                  R13.R15
         !FILL COM MSGBUF (LOAD MESSAGE). SWAP OUT MSG FRAME
         IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
         COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
         ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGBUF!
Ø158 4DD5
            LD
                  SWAP OUT MSG.S OUT CODE(R13), #SWAP OUT CODE
015A 0000
015C 0037
015E 3126
            LD
                  R6.R2(#0) !INDEX TO MM HANDLE ENTRY!
0160 0000
0162 6FD6
            LD
                  SWAP OUT MSG.SO MM HANDLE [0] (R13).R6
0164 0004
0166 3126
            LD
                  R6.R2(#2)
0168 0662
016A 6FD6
            LD
                  SWAP OUT MSG.SO MM HANDLE[1](R13),R6
016C 0006
                  R6.R2(#4)
016E 3126
            LD
0170 0004
Ø172 6FD6
            LD
                  SWAP OUT MSG.SO MM HANDLE[2](R13),R6
2174 0228
Ø176 6FD1
            LD
                  SWAP OUT MSG.SO DER NO(R13),R1
0178 0002
017A A1D8
            LD
                  R8.R13
                  PERFORM IPC !R8: COM MSGEUF!
017C 5F00
            CALL
017E 018C'
```





```
PERFORM IPC
                                       PROCECURE
@18C
           ! *******************************
           * SERVICE ROUTINE TO ARRANGE AND
           * PERFORM IPC WITH THE MEM MGR PROC *
           ₩ REGISTER USE:
           * PARAMETERS
                                               *
             R8: COM_MSG(INPUT)
                                               ×
           * LOCAL USE
                                               7,5
              R1, R2: WORK REGS
                                               本
              R4:
                   G AST LOCK
                                               *
           ¾ R13:
                    COM MSGBUF
           ******************
           ENTRY
                  @R15.R13 ! COM MSGEUF!
Ø18C 93FD
            PUSH
Ø18E 5FØØ
                  GET_CPU_NO !RET-R1:CPU_NO!
            CALL
0190 0000*
Ø192 A112
            LD
            LD
                  R1,MM CPU TBL(R2) !MM VP ID!
£194 6121
0196 0000
0198 7604
            LDA
                  R4,G AST LOCK
019A 0000*
019C 5F00
            CALL
                 K TOCK
019E 0000*
21AØ 5F00
            CALL
                          !R1:MM VP ID, R8: COM MSG EUF!
                 SIGNAL
01A2 0000*
Ø1A4 97FD
            POP
                  R13, @R15
21A6 A1D8
                          ! COM MSGBUF!
            LD
                  R8,R13
01A8 93FD
            PUSH
                  @R15.R13
01AA 5F00
            CALL
                  WAIT !R8: COM MSGBUF!
@1AC 0000*
01AE 7504
            LDA
                  R4.G AST LOCK
01B0 0000*
01B2 5F00
                 K UNLOCK
            CALL
01B4 0000*
Ø1B6 97FD
            POP
                  R13.0R15
21B8 9E68
```

RET

END PERFORM IPC

Ø1BA



```
PROCEDURE
            MM ALLOCATE
Ø1BA
           *******************
            * ALLOCATES BLOCKS OF CPU*
            * LOCAL MEMORY. EACH
           ₩ BLOCK CONTAINS 256
           * BYTES OF MEMORY.
                                     ×
           ***********
           * PARAMETERS:
                                     **
            * R3: # OF BLOCKS
            * RETURNS:
                                     X.
             R2: STARTING ADDR
            * LOCAL:
             R4: BLOCK POINTER
            ******************
            ENTRY
             ! NOTE: THIS PROCEDURE IS ONLY A STUB
              OF THE ORIGINALLY DESIGNED MEMORY
              ALLOCATING MECHANISM. IT IS USED
              BY THE PROCESS MANAGEMENT DEMONSTRATION
              TO ALLOCATE CPU LOCAL MEMORY FOR ALL
              MEMORY ALLOCATION REQUIREMENTS. IN AN
               ACTUAL SASS ENVIRONMENT. THIS WOULD
              BE BETTER SERVED TO HAVE SEPARATE
              ALLOCATION PROCEDURES FOR KERNEL AND
              SUPERVISOR NEEDS. (E.G., KERNEL_ALLOCATE
              AND SUPERVISOR ALLOCATE). !
             ! COMPUTE SIZE OF MEMORY REQUESTED !
Ø1BA B331
            SLL
                   R3, #BLOCK SIZE
01BC 0008
             ! COMPUTE OFFSET OF MEMORY THAT IS
              TO BE ALLOCATED !
Ø1BE 6104
            LD
                   R4. NEXT BLOCK
                                  !OFFSET!
01C0 0F00'
01C2 7642
                   R2. MEM POOL(R4) ISTART ADDR!
            LDA
0104 0000
@1C6 8134
            ADD
                   R4, R3 !UPDATE OFFSET!
             ! UPDATE OFFSET IN SECTION OF AVAILABLE
              MEMORY TO INDICATE THAT CURRENTLY
              REQUESTED MEMORY IS NOW ALLOCATED !
                   NEXT BLOCK, R4 !SAVE OFFSET!
01C8 6F04
            LD
UlCA OFOO'
01CC 9E08
            RET
```

END MM ALLOCATE

Ø1CE



```
PROCEDURE
            MM TICKET
Ø1CE
           · **********************
            ₩ RETURNS CURRENT VALUE OF
            * SEGMENT SEQUENCER AND
            * INCREMENTS SEQUENCER VALUE*
            ▼ FOR NEXT TICKET OPERATION ▼
            ***********************
            * PARAMETERS:
            * R1: SEG HANDLE PTR
            * RETURNS:
              RR4: TICKET VALUE
                                        ×
            * LOCAL VARIABLES:
                                        ×
               RR6: SEQUENCER VALUE
                                        ×
               R8: G AST ENTRY #
            ENTRY
             ! SAVE HANDLE PTR !
Ø1CE 93F1
             PUSH
                    @R15, R1
             ! LOCK G AST !
01D0 7604
             LDA
                   R4, G AST_LOCK
01D2 0000*
@1D4 5F@@
                   K LOCK
             CALL
01D6 0000*
             ! RESTORE HANDLE PTR !
Ø1D8 97F1
             POP
                   R1. @R15
             ! GET G_AST ENTRY # !
Ø1DA 6118
                   R8, MM HANDLE.ENTRY NO(R1)
             LD
@1DC @@@4
             ! GET TICKET VALUE !
Ø1DE 5486
                   RR6, G AST. SEQUENCER(R8)
             LDL
01E0 0014*
             ! SET RETURN REGISTER VALUE !
Ø1E2 9464
             LDL
                   RR4. RR6
             !ADVANCE SEQUENCER FOR NEXT
              TICKET OPERATION!
01E4 1606
             ADDL RR6. #1
01E6 0000
01E8 0001
             ! SAVE NEW SEQUENCER VALUE IN G AST !
Ø1EA 5D86
                   G_AST.SEQUENCER(R8), RR6
             LDL
01EC 0014*
             ! UNLOCK G AST !
             ! SAVE RETŪRN VALUES !
01EE 91F4
             PUSHL @R15. RR4
01FØ 7604
                   R4, G_AST LOCK
             LDA
01F2 6660*
01F4 5F00
             CALL
                   K_UNLOCK
01F6 0000*
             ! RETRIEVE RETURN VALUES !
Ø1F8 95F4
             POPL
                   RR4. @R15
01FA 9E08
             RET
Ø1FC
            END MM TICKET
```



```
MM READ EVENTCOUNT
                                 PROCEDURE
Ø1FC
           * READS CURRENT VALUE OF THE
           * USER.
           *************************
           * PARAMETERS:
              R1: SEG HANDLE PTR
                                         ×
              R2: INSTANCE (EVENT #)
           ****************************
           * RETURNS:
              RR4: EVENTCOUNT VALUE
           ******************************
           * LOCAL VARIABLES:
              RR6: SEQUENCER VALUE
                                         27
              R8: G AST ENTRY #
           ********************************
           ENTRY
            ! SAVE INPUT PARAMETERS !
01FC 93F1
            PUSH
                 @R15, R1
01FE 93F2
                  OR15, R2
            PUSH
            ! LOCK G_AST !
0200 7604
                  R4, G AST LOCK
            LDA
0202 00004
0204 5F00
            CALL
                  K LOCK
0206 0000*
             ! RESTORE INPUT PARAMETERS !
0208 97F2
            POP
                  R2, @R15
                  R1, @R15
020A 97F1
            POP
            ! GET G AST ENTRY # !
020C 6118
                  RE, MM_HANDLE.ENTRY NO(R1)
020E 0004
             ! READ EVENTCOUNT !
             ! CHECK WHICH EVENT # !
            IF R2
0210 0B02
             CASE #INSTANCE1 THEN
0212 0001
0214 5E0E
0216 0224'
0218 5484
              LDL
                    RR4. G AST.EVENT1 (R8)
021A 0018*
021C 2100
              LD
                    RØ. #SUCCEEDED
021E 0002
0220 5E08
             CASE #INSTANCE2 THEN
0222 023C'
0224 0B02
0226 0002
0228 5EØE
022A 0238'
022C 5484
              LDL
                    RR4. G AST. EVENT2 (R8)
```



```
022E 001C*
0230 2100
               LD RØ. #SUCCEEDED
0232 0002
              ELSE !INVALID INPUT!
0234 5E08
0236 023C'
0238 2100
               LD
                     RØ, #INVALID INSTANCE
023A 005F -
             FI
              ! NOTE: NO VALUE IS RETURNED IF
               USER SPECIFIED INVALID EVENT #!
              ! SAVE RETURN VALUES !
023C 91F4
             PUSHL @R15, RR4
              ! UNLOCK G AST !
             LDA R4, G_AST_LOCK
023E 7604
0240 0000<del>*</del>
0242 5F00
             CALL K_UNLOCK
0244 0000*
              ! RESTORE RETURN VALUES !
0246 95F4
             POPL RR4, GR15
Ø248 9EØ8
             RET
024A
            END MM READ EVENTCOUNT
```



```
MM ADVANCE
                                    PROCEDURE
Ø24A

▼ DETERMINES G AST OFFSET FROM

           * SEGMENT HANDLE AND INCREMENTS

▼ THE INSTANCE(EVENT #) SPECIFIED

                           THIS IN EFFECT
           * BY THE CALLER.
           * ANNOUNCES THE OCCURRENCE OF THE *
           * EVENT.
                    THE NEW VALUE OF THE
           * EVENTCOUNT IS RETURNED TO THE
                                            ×
           * CALLER.
           ******
           * PARAMETERS:
              R1: HANDLE POINTER
              R2: INSTANCE (EVENT #)
                                            35
           * RETURNS:
                                            *
           * RR2: NEW EVENTCOUNT VALUE
                                            ř
           **************
           ENTRY
            ! SAVE INPUT PARAMETERS !
024A 93F1
            PUSH
                  @R15. R1
024C 93F2
            PUSH
                  @R15. R2
            ! LOCK G AST !
024E 7604
            LDA
                 R4, G_AST_LOCK
0250 0000*
0252 5F00
            CALL
                  K LOCK
0254 0000*
            ! RESTORE INPUT PARAMETERS !
Ø256 97F2
            POP
                  R2, @R15
0258 97F1
            POP
                  R1, @R15
            ! GET G AST OFFSET !
025A 6114
            LD
                  R4. MM HANDLE.ENTRY NO(R1)
025C 0004
            ! DETERMINE INSTANCE !
            IF R2
025E 0B02
             CASE #INSTANCE1 THEN
0260 0001
Ø262 5EØE
0264 027C'
0266 5442
              LDL
                   RR2, G AST. EVENT1(R4)
0268 0018<del>*</del>
026A 1602
                   RR2. #1
              ADDL
026C 0000
026E 0001
              ! SAVE NEW EVENTCOUNT !
0270 5D42
              LDL
                  G AST.EVENT1(R4), RR2
0272 0018*
0274 2100
              LD
                   Re. #SUCCEEDED
0276 0002
0278 5E08
             CASE
                  #INSTANCE2
                              THEN
```



```
027A 029E'
027C 0B02
027E 0002
0280 5E0E
0282 029A'
0284 5442
               LDL RR2, G_AST.EVENT2(R4)
0286 001C*
0288 16V2
               ADDL RR2. #1
028A 0000
028C 0001
               ! SAVE NEW EVENTCOUNT !
028E 5D42
               LDL G AST. EVENT2 (R4), RR2
0290 001C*
                     Re. #SUCCEEDED
0292 2100
               LD
0294 0002
0296 5E08
              ELSE !INVALID INPUT!
0298 029E'
029A 2100
                     RØ. #INVALID INSTANCE
               LD
Ø290 Ø05F
             FI
             ! NOTE: AN INVALID INSTANCE VALUE
               WILL NOT AFFECT EVENT DATA!
             ! UNLOCK G AST !
029E 7604
             LDA R4, G AST LOCK
02A0 0000#
02A2 5F00
             CALL K UNLOCK
02A4 0000*
02A6 9E08
             BET
Ø2A8
            END MM ADVANCE
           END DIST MM
```



APPENDIX D - GATE KEEPER LISTINGS

```
ZE000ASM 2.02
     OBJ CODE STMT SOURCE STATEMENT
LOC
        KERNEL GATE KEEPER MODULE
        $LISTON STTY
        CONSTANT
          ADVANCE_CALL
                                := 1
                                := 2
:= 3
          AWAIT CALL
          AWAIT CALL
CREATE SEG CALL
DELETE SEG CALL
MAKE KNOWN CALL
                                := 4
                               := 5
          READ CALL
                                 := 6
          SM_SWAP_IN_CALL
SM_SWAP_OUT_CALL
                                := 7
                                 := 8
          TERMINATE CALL
                                 := 9
          TICKET CALL
                                 := 10
          WRITE CALL
                                 := 11
          WRITEIN_CALL
CRLF_CALL
                                 := 12
                                 := 13
          WRITE
                                 := %@FC8 !PRINT CHAR!
          WRITELN
                                 := %UFCU !PRINT MSG!
                                := %&FD4 !CAR RET/LINE FEED!
          CRLF
          MONITOR
                                 := %A902
          REGISTER BLOCK
                                 := 32
          TRAP_CODE_OFFSET := 36
INVALID_KERNEL_ENTRY := %BAD
        GLOBAL
          GATE KEEPER ENTRY LABEL
        EXTERNAL
          ADVANCE
                                 PROCEDURE
          AWAIT
                                 PROCEDURE
          CREATE SEG
                                 PROCEDURE
          DELETESEG
                                PROCEDURE
          MAKE KNOWN
                                 PROCEDURE
          READ
                                 PROCEDURE
          SM SWAP IN
                                 PROCEDURE
          SM_SWAP_OUT
                                 PROCEDURE
          TERMINATE
                                 PROCEDURE
          TICKET
                                PROCEDURE
          KERNEL EXIT
                                 LABEL
```

INTERNAL

SSECTION KERNEL GATE PROC



```
8868
           GATE KEEPER MAIN
                                   PROCEDURE
           ENTRY
           GATE KEEPER ENTRY:
             ! SAVE REGISTERS !
0000 030F
             SUB
                  R15. #REGISTER BLOCK
0002 0020
             LDM @R15, R1, #16
0004 1CF9
0006 010F
             ! SAVE NSP !
0008 93F2
             PUSH @R15, R2
             LDCTL R2. NSP
000A 7D27
             ! RESTORE INPUT REGISTERS !
000C 2DF2
                   R2. @R15
             ! SAVE REGISTER 2 !
000E 93F2
             PUSH @R15. R2
             ! GET SYSTEM TRAP CODE !
0010 31F2
             _{
m LD}
                   R2. R15(#TRAP CODE OFFSET)
0012 0024
             ! REMOVE SYSTEM CALL IDENTIFIER FROM
               SYSTEM TRAP INSTRUCTION !
0014 8028
             CLRB RH2
             ! NOTE: THIS LEAVES THE USER VISIBLE
               EXTENDED INSTRUCTION NUMBER IN R2 !
             ! DECODE AND EXECUTE EXTENDED INSTRUCTION !
             IF R2
             ! NOTE: THE INITIAL VALUE FOR REGISTER 2
               WILL BE RESTORED WHEN THE APPROPRIATE
               CONDITION IS FOUND !
0016 0B02
              CASE #ADVANCE CALL THEN
0018 0001
001A SEGE
001C 0028'
001E 97F2
               POP R2. GR15
0020 5F00
                CALL ADVANCE
2022 2020<del>*</del>
0024 5E08
             CASE #AWAIT CALL THEN
0026 010C
0028 CB02
002A 0002
002C 5E0E
002E 003A'
0030 97F2
                POP R2, GR15
0032 5F00
                CALL AWAIT
0034 0000×
0036 5E08
              CASE #CREATE_SEG_CALL THEN
0038 010C'
003A 0P02
003C 0003
003E 5E0E
8848 884C'
```



```
0042 97F2
               POP R2. @R15
0044 5F00
              CALL CREATE SEG
0046 0000x
0048 5E08
            CASE #DELETE SEG CALL THEN
004A 010C
004C 0B02
224E 2224
0050 SE0E
0052 005E'
               POP
                     R2. @R15
0054 97F2
0056 5F00
              CAIL DELETE SEG
0058 0000*
005A 5E08
            CASE #MAKE KNOWN CAIL THEN
005C 010C'
005E 0B02
2260 2225
0062 5E0E
0064 0070'
0066 97F2
              POP R2, @R15
              CALL MAKE_KNOWN
0068 5F00
006A 0000*
006C 5E08
            CASE #READ CALL THEN
006E 010C'
0070 0B02
2072 2206
0074 5E0E
0076 0082'
0078 97F2
              POP R2. @R15
007A 5F00
              CALL READ
007C 0000*
007E 5E08
            CASE #SM SWAP IN CALL THEN
0080 010C'
0082 0B02
6684 6662
0086 SEØE
0088 0094
008A 97F2
              POP R2, @R15
008C 5F00
               CAIL SM SWAP IN
008E 0000*
0090 5E08
            CASE #SM SWAP OUT CALL THEN
0092 010C'
0094 0B02
0096 0008
0098 5E0E
009A 00A6'
               POP
009C 97F2
                     R2, @R15
009E 5F00
               CALL SM_SWAP_OUT
00A0 0000*
00A2 5E08
            CASE #TERMINATE CALL THEN
00A4 010C'
00A6 0B02
```



```
00AA 5E0E
00AC 00B8'
                POP
                      R2, @R15
00AE 97F2
00B0 5F00
                CALL
                      TERMINATE
00B2 0000°
              CASE #TICKET CALL
                                   THEN
00B4 5E08
00B6 010C'
00B8 0B02
CUBA CCCA
WUBC SEWE
ØØBE ØØCA
                POP
00C0 97F2
                      R2, @R15
00C2 5F00
                CALL
                     TICKET
00C4 0000*
00C6 5E08
              CASE #WRITE CALL
                                   THEN
00C8 010C'
ØØCA ØBØ2
ØECC EEEB
ØØCE 5EØE
wwDø wøDC'
00D2 97F2
                POP
                      R2, @R15
00D4 5F00
                CALL
                     WRITE
00D6 0FC8
00D8 5E08
              CASE #WRITELN CALL
                                    THEN
00DA 010C'
ØØDC ØB@2
00DE 000C
00E0 SEGE
ØØE2 ØØEE'
00E4 97F2
                POP
                       R2. @R15
00E6 5F00
                      WRITELN
                CALL
00E8 0FC0
QUEA SECS
              CASE #CRLF CALL
                                  THEN
00EC 010C'
WWEE WRWZ
eefe eeed
00F2 5E0E
00F4 0100'
00F6 97F2
                POP
                      P2. 0R15
00F8 5F00
                CALL
                      CRLF
ØØFA ØFD4
              ELSE !INVALID KERNEL INVOCATION!
00FC 5E08
00FE 010C'
                ! RETURN TO MONITOR !
                ! NOTE: THIS RETURN TO MONITOR IS
                  FOR STUB USE ONLY. AN INVALID
                  KERNEL INVOCATION WOULD NORMALLY
                  RETURN TO USER. !
0100 7601
                LDA R1. $
0102 0100'
```



```
0164 5106
              LD RØ, #INVALID KERNEL ENTRY
2106 0EAD
0108 5F00
               CAIL MONITOR
@10A A902
            FI
            ! SAVE REGISTERS ON KERNEL STACK !
            ! SAVE R1 !
            PUSH @R15, R1
010C 93F1
            ! GET ADDRESS OF REGISTER BLOCK !
010E 34F1
            LDA R1, R15(#4)
0110 0004
            ! SAVE REGISTERS IN REGISTER BLOCK
              ON KERNEL STACK. !
@112 1C19
            LDM @R1, R1, #16
0114 010F
            ! RESTORE R1 BUT MAINTAIN ADDRESS
              OF REGISTER BLOCK !
0116 2DF1
            EX R1, @R15
            ! SAVE R1 ON STACK !
            LD R15(#4). R1
@118 33F1
011A 0004
            ! RESTORE REGISTER BLOCK ADDRESS !
011C 97F1
            POP R1, GR15
            ! SAVE VALID EXIT SP VAIUE !
            LD R15(#30), R1
011E 33F1
2122 201E
            ! EXIT KERNEL BY MEANS OF HARDWARE
              PREEMPT HANDLER !
            JP KERNEL EXIT
0122 5E08
0124 0000*
          END GATE KEEPER MAIN
Ø126
         END KERNEL GATE KEEPER
```



ZEØØØASM 2.02 LOC OBJ CODE

MODULE USER GATE

SLISTON STTY

CONSTANT

ADVANCE CALL := 1 := 2 AWAIT CALL CREATE SEG CALL DELETE_SEG_CALL := 4 MAKE KNOWN CALL := 5 READ CALL := 6 SM_SWAP_IN_CALL SM_SWAP_OUT_CALL := 7 := 9 TERMINATE CALL TICKET_CALL WRITE_CALL := 10 := 11 WRITEIN CALL := 12 CRLF CALL := 13

GLOBAL SSECTION USER GATE PROC

ADVANCE PROCEDURE 0000 ***************** * PARAMETERS: * R1:SEGMENT # * R2:INSTANCE (ENTRY#)* ************ * RETURNS: # R@:SUCCESS CODE *************************

ENWBA 0000 7F01 SC #ADVANCE CALL

0002 9E08 RET

END ADVANCE 0004

0667 PROCEDURE

************** * PARAMETERS: ₹ R1:SEGMENT #

R2: INSTANCE ₩ RR4:SPECIFIED VALUE ₩

******* * RETURNS:

* RØ:SUCCESS CODE *******************

ENTRY



```
SC
6664 JE65
                  #AWAIT CALL
            RET
0006 9E08
          END AWAIT
2228
8000
          CREATE SEG PROCEDURE
          ▼ PARAMETERS:
           * R1:MENTOR_SEG_NO
              R2:ENTRY_NO
             R3:SIZE
              RR4:CLASS
           are are the are the are the tare are the tare are are the tare are the are the tare are
           * RETURNS:
           * RØ:SUCCESS CODE
           The second species are the second species are the second species are the second species.
           ENTRY
0008 7F03
            SC
                   #CREATE SEG CALL
000A 9E08
            RET
866 C
                CREATE SEG
           END
           DELETE SEG PROCEDURE
000C
          ™ PARAMETERS:
           * R1:MENTOR_SEG_NO
           * R2:ENTRY NO
           * RETURNS:
           * RØ:SUCCESS CODE
           **************************
           ENTRY
           SC
000C 7F04
                   #DELETE_SEG_CALL
EVEE 9E08
             RET
2010
           END DELETE SEG
0010
           MAKE KNOWN PROCEDURE
          *****************
           ▼ PARAMETERS:
           R1:MENTOR SEG_NO
           ₩ R2:ENTRY NO
             R3:ACCESS DESIRED
           * RETURNS:
           * RØ:SUCCESS CODE
           * R1:SEGMENT #
           * R2:ACCESS ALLOWED
           ******************
           ENTRY
0010 7F05
             SC
                   #MAKE KNOWN CALL
0012 9E08
             RET
0014
           END MAKE KNOWN
```



```
PROCEDURE
                                   READ
0214
                                *****************
                                  * PARAMETERS:
                                            R1:SEGMENT #
                                         P2:INSTANCE
                                   ale aleate ale aleate a
                                   ₩ RETURNS:
                                          RØ:SUCCESS CODE
                                            RR4: EVENTCOUNT
                                   ****************
                                   ENTRY
0014 7F06
                                         SC
                                                            #READ CALL
0016 9E08
                                      RET
                                   END READ
0018
                                                                                 PROCEDURE
0018
                                   SM SWAP IN
                                 ******************
                                   ™ PARAMETERS:
                                   * R1:SEGMENT #
                                   *******
                                   * RETURNS:
                                         RØ:SUCCESS CODE
                                   *************
                                   ENTRY
                                                            #SM_SWAP_IN_CALL
0018 7F07
                                        SC
001A 9E08
                                       RET
                                   END SM SWAP IN
201C
                                   SM SWAP OUT PROCEDURE
001C
                                 ***************
                                   * PARAMETERS:
                                          R1:SEGMENT #
                                   * RETURNS:
                                         PØ:SUCCESS CODE
                                   *******************
                                   ENTRY
001C 7F08
                                         SC
                                                            #SM SWAP OUT CALL
001E 9E08
                                         RET
                                   END SM SWAP OUT
2020
0020
                                   TERMINATE
                                                                                 PROCEDURE
                                 ! *****************
                                   * PARAMETERS:
                                   ₩ R1:SEGMENT #
                                   *****
                                   * RETURNS:
                                         PØ:SUCCESS CODE
                                   ****************
                                   ENTRY
0020 7F09
                                         SC
                                                             #TERMINATE CALL
```



```
0022 9E08 PET
        END TERMINATE
0024
0024
        TICKET
                     PROCEDURE
        ****************
         ™ PARAMETERS:
         * R1:SEGMENT # *
         * RETURNS:
         * RØ:SUCCESS CODE
         * RR4:TICKET VALUE
         ENTRY
0024 7F0A SC
0026 9E08 RET
              #TICKET CALL
        END TICKET
0028
0028
        NRITE
                      PROCEDURE
         ENTRY
         SC #WRITE_CALL
RET
0028 7FØB
002A 9E08
065C
        END WRITE
002C
        WRITELN
                   PROCEDURE
         ENTRY
        SC #WRITELN_CALL
RET
002C 7F0C
002E 9E08
        END WRITELN
0630
0230
        CRLF
                      PROCEDURE
        ENTRY
         S C
R E T
0030 7F0D
              #CRLF CALL
2032 9E08
       END CRLF
0034
```



APPENDIX E - BOOTSTRAP LOADER LISTINGS

```
28000ASM 2.02
    OBJ CODE
                STMT SOURCE STATEMENT
LOC
```

BOOTSTRAP LOADER MODULE

SLISTON STTY CONSTANT

TYPE

```
! ***** SYSTEM PARAMETERS ****** !
NR CPU
                  := 2
NR VP
                  := NR CPU*4
NR AVAIL VP := NR CPU *2
\begin{array}{l} \texttt{MA\overline{X}} \quad \texttt{DBR} \quad \overline{\texttt{N}} \, \texttt{R} \\ \texttt{STACK} \quad \texttt{SEG} \end{array}
                  := 10
                  := 1
STACK SEG SIZE := %100
STACK BLOCK := STACK SEG SIZE/256
   ! * * OFFSETS IN STACK SEG * *!
STACK BASE := STACK SEG SIZE-%10
STATUS REG BLOCK:= STACK_SEG_SIZE-%10
INTERRUPT_FRAME := STACK BASE-4
INTERRUPT REG := INTERRUPT FRAME-34
                  := INTERRUPT REG-2
N_S_P
F C W
                  := STACK SEG SIZE-%E
! **** SYSTEM CONSTANTS **** !
ON
                  := %FFFF
OFF
                  := Ø
READY
                  := 1
NIL
                  := %FFFF
INVALID
                  := %EEEE
KERNEL_FCW
                  := %5000
AVAILABLE
                  := Ø
ALLOCATED
                  := %FF
SC OFFSET
                  := 12
MESSAGE ARRAY [16 BYTE]
ADDRESS WORD
```

INTEGER

INTEGER

MM VP ID WORD

MSG INDEX

VP INDEX



```
MSG TABLE RECORD [ MSG
                     MESSAGE
       SENDER
                     VP INDEX
       NEXT MSG
                    MSG INDEX
       FILLER
                    ARRAY [6, WORD]
VP TABLE RECORD
    f DBR ADDRESS
      PRI
                    WORD
      STATE
                    WORD
      IDLE FLAG
                    WORD
      PREEMPT
                    WORD
      PHYS PROCESSOR WORD
      NEXT_READY_VP VP_INDEX
                    MSG INDEX
      MSG_LIST
      EXTID
                    WORD
      FILLER 1
                    ARRAY [7. WORD]
EXTERNAL
    GET DBR ADDR
                    PROCEDURE
    CREATE STACK
                    PROCEDURE
    LIST INSERT
                    PROCEDURE
    ALLOCATE MMU
                    PROCEDURE
    UPDATE MMU IMAGE PROCEDURE
    MM ALLOCATE
                    PROCEDURE
    MM ENTRY
                    LABEL
    IDLE ENTRY
                    LABEL
    PREEMPT RET
                    LABEL
    BOOTSTRAP ENTRY LABEL
    GATE KEEPER_ENTRY LABEL
    NEXT BLOCK WORD
    MM CPU TBL ARRAY [NR CPU MM VP ID]
   VPT
           RECORD
    LOCK
                   WORD
      RUNNING LIST ARRAY NR CPU WORD!
      READY LIST
                   ARRAY [NR CPU WORD]
      FREE LIST
                   MSG INDEX
      VIRT INT VEC ARRAY[1, ADDRESS]
      FILLER 2
                   WORD
      VP.
                ARRAY [NR_VP, VP_TABLE]
      MS G Q
                   ARRAY [NR VP, MSG TABLE]
```



EXT_VP_LIST ARRAY[NR_AVAIL_VP WORD]
NEXT_AVAIL_MMU ARRAY[MAX_DBR_NR BYTE]

PRDS RECORD

[PHYS_CPU_ID_WORD

IOG_CPU_ID_INTEGER

VP_NR WORD

IDLE VP VP INDEX]

INTERNAL SSECTION LOADER_DATA

! NOTE: THESE DECLARATIONS WILL NOT WORK
IN A TRUE MULTIPROCESSOR ENVIRONMENT AS
THEY ARE SUBJECT TO A "CALL." THEY MUST
BE DECLARED AS A SHARED GLOBAL DATABASE
WITH "RACE" PROTECTION (E.G., LOCK).!

0000 NEXT_AVAIL_VP INTEGER 0002 NEXT_EXT_VP INTEGER



SSECTION LOADER INT INTERNAL 0000 BOOTSTRAP PROCEDURE * CREATES KERNEL PROCESSES AND * ₩ INITIALIZES KERNEL DATABASES.₩ * INCLUDES INITIALIZATION OF * VIRTUAL PROCESSOR TABLE, ₩ EXTERNAL VP LIST, AND MMU * IMAGES. ALLOCATES MMU IMAGE * * AND CREATES KERNEL DOMAIN * STACK FOR KERNEL PROCESSES. ***************************** ENTRY ! INITIALIZE PRDS AND MMU POINTER ! ! NOTE: THE FOLLOWING CONSTANTS ARE ONLY TO BE INITIALIZED ONCE. THIS WILL OCCUR DURING SYSTEM INITIALIZATION! PRDS.PHYS_CPU_ID, #%FFFF 2000 4T05 LD 0002 0000* 0004 FFFF ! NOTE: LOGICAL CPU NUMBERS ARE ASSIGNED IN INCREMENTS OF 2 TO FACILITATE INDEXING (OFFSETS) INTO LISTS SUBSCRIPTED BY LOGICAL CPU NUMBER. ! 0206 4D05 LD PRDS.LOG CPU ID, #2 0008 0002* 000A 0002 ! SPECIFY NUMBER OF VIRTUAL PROCESSORS ASSOCIATED WITH PHYSICAL CPU. ! 000C 4D05 LD PRDS.VP NR, #2 000E 0004* 0010 0002 0012 4D08 CLR NEXT BLOCK 0014 0000 0016 4D08 CLR NEXT AVAIL VP 0018 0000' 001A 4D08 NEXT EXT VP CLR 001C 0002' ! ESTABLISH GATE KEEPER AS SYSTEM CALL TRAP HANDLER ! ! GET FASE OF PROGRAM STATUS AREA ! 001E 7D15 R1. PSAP LDCTL ! ADD SYSTEM CALL OFFSET TO PSA BASE ADDR ! 0020 0101 ADD R1. #SC OFFSET

GR1. #KERNEL FCW

! STORE KERNEL FCW IN PSA !

0022 000C

0024 0D15

0026 5000

LD



```
! STORE ADDRESS OF GATE KEEPER IN PROGRAM
                 STATUS AREA AS SYSTEM TRAP HANDLER!
                         R1, #2
0028 A911
               INC
                         OR1, #GATE_KEEPER_ENTRY
002A 0D15
               LD
002C 0000*
                         R1 ! NEXT AVAIL MMU INCEX !
002E 8D18
               CLP
               ! INITIALIZE ALL MMU IMAGES AS AVAILABLE !
            SET MMU MAP:
                DO
                         NEXT AVAIL MMU(R1), #AVAILABLE
0030 4C15
                 LDE
0032 0000×
0034 0000
0036 A910
                 INC
                         R1, #1
                 ! CHECK FOR END OF TABLE !
0038 0B01
                 CP
                         R1, #MAX DBR NR
9634 6664
003C 5E0E
                IF EQ THEN EXIT FROM SET MMU MAP
003E 0044
0040 5E08
0042 0046
0044 E8F5
               OD
               ! CREATE MEMORY MANAGER PROCESS !
                         R3, #STACK BLOCK
0046 2103
               LD
0048 0001
               ! ALLOCATE AND INITIALIZE KERNEL
                DOMAIN STACK SEGMENT !
004A 5F00
               CALL
                         MM ALLOCATE !R3: # OF BLOCKS
004C 0000*
                                         RETURNS
                                         R2: START ADDR!
004E A121
               LD
                         R1. R2
0050 2103
               LD
                         R3, #KERNEL FCW
8852 5888
0054 7604
               LDA
                         R4. MM ENTRY
0056 0000*
0058 6105
005A FFFF
                         R5. %FFFF !NSP!
               LD
                         R6, PREEMPT RET
               LDA
005C 7606
005E 0000*
0060 93F1
               PUSH
                         GR15. R1 !SAVE STACK ADIR!
0062 030F
               SUB
                         R15, #8
0064 0008
               LDM
0066 1CF9
                         @R15. R3. #4
0068 0303
226A A1F2
              LD
                         RØ. R15
```

! NOTE: ARGLIST FOR CREATE_STACK INCLUDES KERNEL_FCW, INITIAL IC, NSP, AND INITIAL



```
RETURN POINT.!
LL CREATE STACK ! (RØ: ARGUMENT PTR
006C 5F00
             CALL
26E 6666*
                                        R1: TOP OF STACK
                                        R2-R14: INITIAL
                                        REG.STATES !
0070 010F ADD R15. #8 !OVERLAY ARGUMENTS!
0072 0008
             ! ALLOCATE MMU IMAGE !
                       ALLOCATE MMU ! RETURNS:
0074 5F00
             CALL
0076 0000×
                                       (RØ: DBR #)!
                      R1, #STACK SEG ! SEGMENT NO. !
0078 2101
            LD
007A 0001
007C 97F2
             POP
                       R2, GR15 !GET STACK ADER!
007E 2103
                       R3. #0 ! WRITE ATTRIBUTE!
             LD
0000 0000
             ! SPECIFY NUMBER OF BLOCKS. COUNT STARTS
              FROM ZERO. (I.E., 1 BLOCK=0, 2=1, ETC.)!
                      R4, #STACK BLOCK-1
0082 2104
             LD
0084 0000
             ! SAVE DBR # !
             PUSH
                      @R15. RØ
0086 93F0
             ! CREATE MMU ENTRY FOR MM STACK SEGMENT !
                      UPDATE MMU IMAGE !(RØ: DBR #
0088 5F00
             CALL
428A 0000*
                                        R1: SEGMENT #
                                        R2: SEG ADDRESS
                                        R3: SEG ATTRIEUTES
                                        R4: SEG LIMITS) !
             ! RESTORE DBR # !
008C 97F0
             POP
                       RV. @R15
             ! GET ADDRESS OF MMU IMAGE !
                      GET DBR ADDR ! (RØ: DBR #)
008E 5F00
             CALL
2290 2220×
                                       RETURNS:
                                       (R1: DBR ADDRESS) !
             ! PREPARE VP TABLE ENTRIES FOR MM !
0092 2102
                       R2. #2 ! PRIORITY!
             LD
0094 0002
0096 2105
             LD
                       R5. #OFF ! PREEMPT!
0098 0000
009A 2106
             LD
                      R6. #OFF ! KERNEL PROCESS!
009C 0000
             ! UPDATE VPT !
009E 5F00
                      UPDATE_VP_TABLE ! (R1: DBR
             CALL
00A0 01CA'
                                        R2: PRIORITY
```



R5: PREEMPT FIAG R6: EXT VP FLAG) RETURNS: R9: VP ID ! ! INITIALIZE MM CPU TBL IN DISTRIEUTED MEMORY MANAGER WITH VP ID OF MM PROCESS ! ! GET LOGICAL CPU # ! LD R10, PRDS.LOG CPU ID 00A2 610A 00A4 0002* MM CPU TBL(R10), R9 00A6 6FA9 LD0008 8A00 ! CREATE IDLE PROCESS ! 00AA 2103 R3. #STACK BIOCK 00AC 0001 QUAE SFQQ MM ALLOCATE !R3: # OF BLOCKS CALL 0030 0000* RETURNS R2: START ADDR! 00B2 A121 LD R1. R2 LD 00B4 2103 R3. #KERNEL FCW 00B6 5000 R4. IDLE ENTRY 00B8 7604 LDA 00BA 0000* 00BC 2105 LD P5. #%FFFF !NSP! COBE FFFF R6. PREEMPT_RET 0000 7606 LDA 00C2 0000* 00C4 93F1 PUS H GR15, R1 !SAVE STACK ADDR! 00C6 030F SUB R15. #8 00C8 0008 eeca 1cf9 LDM @R15, R3, #4 00CC 0303 ØØCE A1FØ RØ, R15 LD ! INITIALIZE IDLE STACK VALUES ! CREATE STACK ! (RØ: ARGUMENT PTP 00D0 5F00 CALL 00D2 0000* R1: TOP OF STACK R2-R14: INITIAL REG. STATES ! 00D4 010F A DD R15. #8 !OVERLAY ARGUMENTS! 00D6 0008 ! ALLOCATE MMU IMAGE FOR IDLE PROCESS ! 00D8 5F00 CALL ALLOCATE MMU ! RETURNS RØ:DBR # ! 00DA 0000# ! PREPARE IDLE PROCESS MMU ENTRIES ! 00DC 2101 LDR1. #STACK SEG ! SEG # ! 00DE 0001

R2, GR15 !GET STACK ADDR!

00E0 97F2

POP



```
LD R3. #0 ! WRITE ATTRIBUTE !
00E2 2103
00E4 0000
                      R4, #STACK BLOCK-1 ! BLOCK LIMITS !
00E6 2104
             LD
00E8 2000
             ! SAVE DER # !
00EA 93F0
             PUSE
                  @R15. RV
             ! CREATE MMU IMAGE ENTRY !
00EC 5F00
             CALL UPDATE MMU IMAGE ! (R1: SEGMENT #
COER COOK*
                                       R2: SEG ADDRESS
                                       R3: SEG ATTRIBUTES
                                       R4: SEG LIMITS ) !
             ! RESTORE DER # !
00F0 97F0
            POP
                      RØ. @R15
             ! GET MMU ADDRESS !
00F2 5F00
                     GET DBR ADDR ! (RØ: DBR #)
             CALL
00F4 0000*
                                      RETURNS
                                      (R1: DER ADDRESS)!
             ! PREPARE VPT ENTRIES FOR IDLE PROCESS !
                                     ! PRIORITY !
00F6 2102
             LD
                     R2. #0
00F8 0000
00FA 2105
                                     ! PREEMPT!
            LD
                     R5. #OFF
ecfc occe
00FE 2106
                     R6. #OFF ! KERNEL PROC!
            LD
0100 0000
            ! CREATE VPT ENTRIES !
                     UPDATE_VP_TABLE ! (R1: DBR
0102 5F00
            CALL
0104 01CA'
                                       R2: PRIORITY
                                       R4: IDLE FLAG
                                       R5: PREEMPT
                                       R6: EXT VP FLAG)
                                       RETURNS:
                                       R9: VP ID !
             ! ENTER VP ID OF IDLE PROCESS IN PRDS !
0106 6F09
                     PRDS.IDLE VP. R9
0108 0006*
             ! INITIALIZE IDLE VP'S !
010A 2102
             LD
                     R2, #1
                                     ! PRIORITY !
010C 0001
010E 2105
            LD
                      R5, #ON
                                     ! PREEMPT !
0110 FFFF
0112 2106
            LD R6, #ON
                                     !NON-KERNEL PROC!
2114 FFFF
0116 6100
             LD
                      RØ. PRDS.VP NR
0118 0004*
             ! INITIALIZE VP VALUES !
```




```
DO
011A 5F00
             CALL
                      UPDATE VP TABLE ! (R1: DBR
Ø11C Ø1CA
                                         R2: PRIORITY
                                         R4: IDIE FLAG
                                         R5: PREEMPT
                                         R6: EXT VP FLAG)
                                         RETURNS:
                                         R9: VP ID !
            DEC
                      RØ, #1
011E AB00
0120 0B00
            CP
                       RØ. #0
0122 0000
             IF EQ !ALL VP'S INITIALIZED! THEN
0124 5E0E
0126 012C'
0128 5E08
                EXIT
012A 012E
             FΙ
Ø12C E8F6
            OD
            ! INITILIZE VPT HEADER !
            ! GET LOGICAL CPU NUMBER !
012E 6102
                      R2, PRDS.LOG_CPU_ID
0130 0002*
0132 4D05
                      VPT.LOCK, #OFF
            LD
0134 0000*
0136 0000
0138 4D25
            LD
                       VPT.RUNNING LIST(R2), #NIL
013A 0002*
013C FFFF
&13E 4D25
           LD
                      VPT.READY LIST(R2), #NIL
0140 0006*
0142 FFFF
0144 4D08 CLR
                       VPT.FREE LIST !HEAD OF MSG LIST!
0146 000A*
          !THREAD VP'S BY PRIORITY AND SET STATES TO READY!
                      R2 !START WITH VP #1!
Ø148 8D28
           CLR
          THREAD:
             DO
014A 610D
               LD
                      R13, PRDS.LOG CPU ID
014C 0002*
Ø14E 76D3
               LDA
                       R3.VPT.READY LIST(R13)
0150 0006*
0152 7604
               LDA R4. VPT. VP. NEXT READY VP
0154 001C*
0156 7605
               LDA R5.VPT.VP.PRI
0158 0012*
015A 7606
               LDA R6, VPT. VP. STATE
015C 0014*
015E 2107
              LD R7.#READY
```



```
0160 0001
                ! SAVE OBJ ID !
                PUSH @R15, R2
Ø162 93F2
Ø164 5FØØ
                CALL
                        LIST INSERT !R2: OBJ ID
0166 0000*
                                       R3: LIST HEAD PTR ADDR
                                       R4: NEXT OBJ PTR
                                       R5: PRIORITY PTR
                                       R6: STATE PTR
                                       R7: STATE
                ! RESTORE OBJ ID !
0168 97F2
                POP
                        R2, @R15
                        R2, #SIZEOF VP TABLE
216A 2122
                ADD
016C 0020
                        P2, #(NR VP * (SIZEOF VP TABLE))
016E 0B02
                CP
2178 2188
                IF EO THEN EXIT FROM THREAD FI
Ø172 5EØE
0174 017A'
@176 5E@8
0178 017C'
017A ESE7
             OD
             ! INITIALIZE VP MESSAGE LIST !
             ! NOTE: ONLY THE THREAD FOR THE MESSAGE
               LIST NEED BE CREATED AS ALL MESSAGES
               ARE INITIALLY AVAILABLE FOR USE. THE
               INITIAL MESSAGE VALUES WERE CREATED
               FOR CLARITY ONLY TO SHOW THAT THE
               MESSAGES HAVE NO USABLE INITIAL VALUE!
             CLR
Ø17C 8D18
                        R1
         MSG LST INIT:
             ! NOTE: R1 REPRESENTS CURRENT ENTRY IN
               MSG LIST, R2 REPRESENTS CURRENT POSITION
               IN MSG LIST ENTRY, AND R3 REPRESENTS
               NEXT ENTRY IN MSG LIST. !
              DO
017E A112
               LD
                        R2, R1
0180 A123
               LD
                        R3. R2
0182 0103
               ADD
                        R3. #SIZEOF MESSAGE
2184 0010
              FILL MSG:
                DO
Ø186 4D25
                LD
                        VPT.MSG C.MSG(R2), #INVALID
Ø188 Ø11Ø*
018A EEEE
018C A921
                INC
                        R2, #2
Ø18E 8B32
                CP
                        R2, R3
Ø19Ø 5EØE
                IF EQ THEN EXIT FROM FILL MSG FI
@192 @198'
Ø194 5EØ8
```



```
2196 019A'
Ø198 ESF6
               OD
019A 4D15
019C 0120*
               LD
                        VPT.MSG Q.SENDER(R1), #NIL
Ø19E FFFF
@1A@ A112
               LD
                         R2, R1
                        R1. #SIZEOF MSG TABLE
01A2 0101
               ADD
01A4 0020
               CP
@1A6 @B@1
                         R1, #SIZEOF MSG_TABLE*NR_VP
01A8 0100
                IF EC
                THEN
Ø1AA 5EØE
@1AC @1BC'
01AE 4D25
                         VPT.MSG_Q.NEXT_MSG(R2), #NII
                LD
01B0 0122#
01B2 FFFF
01B4 5E08
                EXIT FROM MSG_LST_INIT
01B6 01C2'
01B8 5E08
                ELSE
01BA 01C0'
Ø1BC 6F21
                        VPT.MSG Q.NEXT MSG(R2), R1
                 LD
Ø1BE Ø122*
                 FI
Ø1CØ ESDE
             OD
             ! GET LOGICAL CPU # FOR USE
               BY ITC GETWORK. !
             LD
Ø1C2 61ØD
                          R13, PRDS.LOG CPU ID
01C4 0002*
             ! BOOTSTRAP COMPLETE !
             ! START SYSTEM EXECUTION AT PREEMPT ENTRY !
             ! POINT IN ITC GETWORK PROCEDURE !
01C6 5E08
             JP
                        BOOTSTRAP ENTRY
01C8 0000*
Ø1CA
           END BOOTSTRAP
```



```
UPDATE VP TABLE
                                         PROCEDURE
Ø1CA
              *************
               * INITIALIZES VPT ENTRIES
               the property of the property of
               * REGISTER USE:
                  PARAMETERS:
                                                  36
                    R1: DBR ADDRESS
                    R2: PRIORITY
                                                  *
               *
                    R5: PREEMPT FLAG
                                                  32
                    R6: EXTERNAL VP FLAG
                                                  *
               ₩
                  RETURNS:
               **
                    R9: ASSIGNED VP ID
                   LOCAL VARIABLES:
               *
                    R7: LOGICAL CPU #
                    R8: EXT VP LIST OFFSET
                                                  7,5
               *
                    R9: VPT OFFSET
               *************************
               ENTRY
               ! GET OFFSET IN VPT FOR NEXT ENTRY !
               LD
21CA 6129
                          R9, NEXT AVAIL VP
01CC 0000'
Ø1CE 6F91
               LD
                           VPT.VP.DBR(R9), R1
01D0 0010*
                           VPT.VP.PRI(R9), R2
01D2 6F92
               LD
@1D4 @012*
@1D6 6F96
               LD
                           VPT.VP.IDLE FLAG(R9). R6
01D8 0016*
Ø1DA 6F95
                          VPT.VP.PREEMPT(R9). R5
               LD
01DC 0018*
01DE 6107
               LD
                          R7, PRDS.LOG_CPU_ID
01E0 0002*
01E2 6F97
               LD
                          VPT. VP. PHYS PROCESSOR (R9), R7
01E4 001A*
Ø1E6 4D95
                           VPT. VP. NEXT READY VP(R9), #NIL
               LD
21E8 221C*
01EA FFFF
01EC 4D95
               LD
                          VPT.VP.MSG LIST(R9), #NII
01EE 001E*
Ø1FØ FFFF
               ! CHECK EXTERNAL VP FLAG !
Ø1F2 @B@6
               CP
                          R6. #0N
01F4 FFFF
                IF EO !EXTERNAL VP!
01F6 5E0E
                THEN ! VP IS TC VISIBLE !
01F8 0210'
01FA 6108
                 LD
                          R8, NEXT_EXT_VP
01FC 0002'
                  ! INSERT ENTRY IN EXTERNAL VP LIST !
Ø1FE 6F89
                          EXT VP LIST(R8), R9
                 LD
```



```
0200 0000*
0202 6F98
                LD
                        VPT. VP. EXT_ID(R9), R8
0204 0020*
0206 A981
                        R8, #2
                INC
                        NEXT_EXT_VP, R8
Ø208 6F08
               LD
020A 0002'
020C 5E08
               ELSE ! VP BOUND TO KERNEL PROCESS!
020E 0216'
0210 4D05
               LD
                        VPT.VP.EXT ID, #NIL
0212 0020#
0214 FFFF
              FI
0216 A19A
                        R10, R9
              LD
0218 010A
              ADD
                        R10, #SIZEOF VP TABLE
021A 0020
021C 6F0A
              LD
                        NEXT AVAIL VP. R10
021E 0000'
0220 9E08
              RET
            END UPDATE VP TABLE
0222
         END BOOTSTRAP_LOADER
```



APPENDIX F - LIBRARY FUNCTION LISTINGS

Z8000ASM 2.02 LOC OBJ CODE STMT SOURCE STATEMENT

LIERARY FUNCTION MODULE

SLISTON STTY

CONSTANT

KERNEL FCW := %5000

STACK_SEG_SIZE := %100 STACK_BASE := STACK_SEG_SIZE-%10 STATUS_REG_BLOCK:= STACK_SEG_SIZE-%10 INTERRUPT_FRAME := STACK_PASE-4

:= INTERRUPT_FRAME-34 := INTERRUPT_REG-2 INTERRUPT REG

N_S_P NIL := %FFFF



\$SECTION LIB_PROC GLOBAL

```
8888
             LIST INSERT
                                    PROCEDURE
            ₩ INSERTS OBJECTS INTO A LIST
             * BY ORDER OF PRIORITY AND SETS *
             * ITS STATE
             * REGISTER USE:
               PARAMETERS:
                 R2: OBJECT ID
                                             2.3
             ×
                R3: HEAD OF LIST PTR ADDR
                R4: NEXT OBJ PTR ADDR
             *
                R5: PRIORITY PTR ADDR
             2,5
                R6: STATE PTR ADDR
                R7: OBJECT STATE
                                             *
                LOCAL VARIABLES:
                RE: HEAD_OF_LIST_PTR
             **
                R9: NEXT OBJ PTR
                                             **
             **
                R10: CURRENT OBJ PRIORITY
R11: NEXT OBJ PRIORITY
                                             2,5
             ******************************
             ENTRY
             ! GET FIRST OPJECT IN LIST !
0000 2138
            LD
                            R8. @R3
0002 0B08
             CP
                            R8. #NIL
0004 FFFF
             IF EQ !LIST IS EMPTY! THEN
0006 5E0E
0008 0018
              ! PLACE OBJ AT HEAD OF LIST !
             LD
000A 2F32
                            @R3. R2
                            R9, R4(R2)
000C 7449
             LDA
888E 8288
0010 0D95
             L.D
                            @R9. #NII
0012 FFFF
0014 5E08
             ELSE
0016 005A'
              ! COMPARE OBJ PRI WITH LIST HEAD PRI !
2018 715A
              LD
                            R10, R5(R2) !OBJ PRI!
001A 0200
                            R11, R5(P8) !HEAD PRI!
001C 715B
              LD
001E 0800
0020 8BBA
              CP
                            R10, R11
0022 5E02
              IF GT !OBJ PRI>HEAD PRI! THEN
0024 0030'
0026 2F32
               LD
                            QR3. R2 ! PUT AT FRONT!
0028 7348
               LD
                            R4(R2), R8
202A 0200
002C 5E08
              ELSE! INSERT IN BODY OF LIST!
```



002E 005A'

```
SEARCH_LIST:
0030 UB08
                CP
                           R8. #NIL
0032 FFFF
                IF EQ ! END OF LIST! THEN
0034 SEUE
0036 003C'
0038 5E08
                EXIT FROM SEARCH LIST
6634 662,
                FΙ
003C 715B
                LD
                             R11, R5(R8) !GET NEXT PRI!
003E 0800
                CP
0040 8BBA
                            R10, R11
                IF GT ! CURRENT PRI>NEXT PRI! THEN
0042 5E02
0044 004A'
0046 5E08
                EXIT FROM SEARCH LIST
0048 0052'
                FI
                ! GET NEXT OBJ !
004A A189
                LD
                             R9, R8
004C 7148
                LD
                             R8, R4(R9)
204E 0900
0050 ESEF
               OD ! END SEARCH LIST !
               ! INSERT IN LIST !
0052 7348
               LD
                            R4(R2), R8
0054 0200
0056 7342
                             R4(R9), R2
               LD
0058 0900
             FΙ
             FΙ
             ! SET OBJECT'S STATE !
005A 7367
             LD
                            R6(R2), R7
005C 0200
005E 9E08
            RET
0060
            END LIST INSERT
```



```
0060
             CREATE STACK
                                   PROCEDURE
            * INITIALIZES KERNEL STACK
                                           X
             ₩ SEGMENT FOR PROCESSES
             * REGISTER USE:
                PARAMETERS:
                 RØ: ARGUMENT POINTER
                 (INCLUDES: FCW, IC, NSP, AND
                                           *
             *
                                           *
                  RETURN POINT. SEE LOCAL
             3,5
                  VARIABLES BELOW.)
                 R1: TOP OF STACK
             *
                 R2-R14: INITIAL REGISTER
                  STATES. (NOTE: IN DEMO, NO*
                  SPECIFIC INITIAL REGISTER *
                  VALUES ARE SET, EXCEPT R13*
             *
             3,5
                  (USER ID) FOR USER PRO-
                  CESSES.)
             ******************
             *
                LOCAL VARIABLES
                (FROM ARGUMENTS STORED ON
             ᅏ
                 STACK.)
                                           *
                                           375
             375
                 R3: FCW
                 R4: PROCESS ENTRY POINT(IC)*
                 R5: NSP
                 R6: PREEMPT RETURN POINT
             ENTRY
0060 93F0
             PUSH
                       OR15. RØ !SAVE ARGUMENT PTP!
0062 ADF0
             EX
                       RØ. R15 !SAVE SP!
0064 341F
             LDA
                       R15. R1(#INTERRUPT REG)
0066 00CA
0068 1CF9
             LDM
                       GR15. R1. #16 !INITIAL REG. VALUES!
006A 010F
             ! NOTE: ONLY REGISTERS R2-R14 MAY CONTAIN
               INITIALIZATION VALUES!
006C A10F
             ID
                       R15. RØ !RESTORE SP!
006E 97F0
             POP
                       RØ. GR15 ! RESTORE ARGUMENT PTR!
0070 A1FE
             LD
                       R14. R15 !SAVE CALLER RETURN POINT!
0072 A10F
             LD
                       R15. RØ !GET ARGUMENT PTR!
0074 1CF1
             LDM
                       R3. @R15. #4 !LOAD ARGUMENTS!
0076 0303
0078 341F
             LDA
                       R15. R1(#INTERRUPT FRAME)
007A 00EC
227C 1CF9
             LDM
                       OR15. R3. #2 !INIT IRET FRAME!
007E 0301
0080 341F
                       R15, R1(#N S P)
             LDA
0082 00C8
0084 2FF5
             LD
                       GR15. R5 !SET NSP!
0086 030F
             SUB
                       R15, #2
```



```
0088 0002
008A 2FF6
                         OR15, R6 !PREEMPT RET POINT!
              LD
008C 3418
                         R8, R1(#STACK BASE)
              LDA
008E 00F0
              ! INITIALIZE STATUS REGISTEP BLOCK !
                         RØ. #KERNEL FCW
0090 2100
              LD
0092 5000
0094 1C89
                         QRE, R15, #2 !SAVE SP & FCW!
              LDM
0096 0F01
0098 A1EF
                         R15, R14 !RESTORE RETURN POINT!
              LD
209A 9E08
              RET
009C
            END CREATE_STACK
        END LIBRARY FUNCTION
```



APPENDIX G - INNER TRAFFIC CONTOLLER LISTINGS

ZE000ASM 2.02 LOC OBJ CODE STMT SOURCE STATEMENT

INNER TRAFFIC CONTROL MODULE

\$LISTON \$TTY

!**1. GETWORK:

- A. NORMAL ENTRY DOES NOT SAVE REGISTERS.

 (THIS IS A FUNCTION OF THE GATEKEEPER).

 B. R14 IS AN INPUT PARAMETER TO GETWORK THAT
- SIMULATES INFO THAT WILL EVENTUALLY BE ON THE MMU HARDWARE. THIS REGISTER MUST BE ESTABLISHED AS A DBR BY ANY PROCEDURE INVOKING GETWORK.
- C. THE PREEMPT INTERRUPT ENTRY HANDLER DOES NOT USE THE GATEKEEPER AND MUST PERFORM FUNCTIONS NORMALLY ACCOMPLISHED BY IT PRIOR TO NORMAL ENTRY AND EXIT.
- (SAVE/RESTORE: REGS, NSP; UNLOCK VPT, TEST INT)

2. GENERAL:

- A. ALL VIOLATIONS OF VIRTUAL MACHINE INSTRUCTIONS APE CONSIDERED ERROR CONDITIONS AND WILL RETURN SYSTEM TO THE MONITOR WITH AN ERROR CODE IN ROAND THE PC VALUE IN R1.
- B. ITC PROCEDURES CALLING GETWORK PASS DER (REGISTER R14) AND LOGICAL CPU NUMEER (REGISTER R13) AS INPUT PARAMETERS. (INCLUDES: SIGNAL, WAIT, SWAP_VDEP, PHYS PREEMPT HANDLER, AND IDLE).

CONSTANT

```
! ****** ERROR CODES *********
UL
        := @ ! UNAUTHORIZED LOCK !
M L EM
        := 1
               ! MESSAGE LIST EMPTY !
MLER
        := 2
               ! MESSAGE LIST ERROR !
RLE
        := 3
               ! READY LIST LMPTY !
        := 4
:= 5
MLO
               ! MESSAGE LIST OVERFLOW !
SNA
               ! SWAP NOT ALLOWED !
VIE
        := 6
               ! VP INDEX ERROR !
MU
        := 7
               ! MMU UNAVAILABLE !
```



```
MAX_DBR_NR := 10 !PER CPU!
  STACK_SEG
                  := 1
  PRDS_SEG
                  := ∅
   STACK SEG SIZE := %100
   ! **** OFFSETS IN STACK SEG **** !
  STACK BASE := STACK_SEG_SIZE-%10
  STATUS_REG_BLOCK:= STACK_SEG_SIZE-%10
   INTERRUPT FRAME := STACK BASE-4
   INTERRUPT_REG := INTERRUPT_FRAME-34
N_S_P := INTERRUPT_REG-2
  F C W
                  := STACK SEG SIZE-%E
   ON
         := %FFFF
  OFF := 0
  RUNNING := @
   READY := 1
   WAITING := 2
         := %FFFF
   NTL
   INVALID := %EEEE
                         ! HBUG ENTRY !
   MONITOR := %A900
  KERNEL_FCW := %5000
  AVAILABLE := Ø
ALLOCATED := %FF
TYPE
  MESSAGE ARRAY [16 BYTE]
  ADDRESS WORD
                 INTEGER
  VP_INDEX
  MSG INDEX
                  INTEGER
   SEG DESC REG
               RECORD
                 PASE ADDRESS
                ATTRIBUTES
                                  BYTE
                LIMITS
                                   EYTE
   MMU
                  ARRAY[NR SDR SEG DESC REG]
   MSG TABLE RECORD
    [ MSG
     SENDER
                  MESSAGE
                  VP_INDEX
     NEXT MSG
                  MSG INDEX
     FILLER
                 ARRAY [6, NORD]
    1
```



```
VP_TABLE RECORD | ADDRESS
                  PRI
                                WORD
                  STATE
                                WORD
                  IDLE FLAG
                                WORD
                                WORD
                  PREEMPT
                 PHYS_PROCESSOR WORD
                  NEXT READY VP VP INDEX
                 MSG_LIST
EXT_ID
                               MSG INDEX
                                WORD
                 FILLER 1
                               ARRAY [7, WORL]
           EXTERNAL
             LIST INSERT PROCEDURE
           GLOBAL
             BOOTSTRAP ENTRY LABEL
           SSECTION 1TC DATA
2000
             VPT RECORD
                LOCK
                               WORD
                 RUNNING_LIST ARRAY[NR_CPU WORD]
READY_LIST ARRAY[NR_CPU WORD]
                 FREE LIST
                               MSG INDEX
                 VIRT_INT_VEC ARRAY[1, ADDRESS]
                 FILLER 2
                               WORD
                            ARRAY [NR VP, VP TABLE]
                  VP.
                               ARRAY [NR VP. MSG TABLE]
                 MSG Q
0210
             EXT VP LIST ARRAY[NR AVAIL VP WORD]
          SSECTION MMU_DATA
             MMU IMAGE
0000
                          RECORD
                    MMU STRUCTURE ARRAY [MAX DBR NR MMU]
             NEXT_AVAIL_MMU ARRAY[MAX_DBR_NR BYTE]
PRDS RECORD
2 A Q Q
ØAØA
                     RECORD
                   [PHYS CPU ID WORD
                   LOG_CPU_ID INTEGER
                    VP NR
                                WORD
                    IDLE VP VP INDEX
```



```
SSECTION ITC INT PROC
           INTERNAL
            GETWORK
                                  PROCEDURE
0000
            ! **************
            * SWAPS VIRTUAL PROCESSORS
            * ON PHYSICAL PROCESSOR.
            * PARAMETERS:
                                          2.5
              R13: LOGICAL CPU #
            * REGISTER USE:
               STATUS REGISTERS
                R14: DBR (SIMULATION)
                R15: STACK POINTER
                                          22
            *
               LOCAL VARIABLES:
            75
                R1: READY VP (NEW)
                R2: CURRENT VP (OLD)
                R3: FLAG CONTROL WORD
                R4: STACK SEG BASE ADDR
                R5: STATUS_REG_BLOCK ADDR ₹
                R6: NORMAL STACK POINTER
            ENTRY
            ! GET STACK BASE !
0000 31E4
                      R4, R14(#STACK SEG*4)
            LD
2802 8884
0004 3445
            LDA
                      R5, R4(#STATUS REG BLOCK)
0006 00F0
             ! * * SAVE SP * * !
            LD
                      @R5, R15
0008 2F5F
            ! # # SAVE FCW # # !
000A 7D32
            LDCTL
                      R3, FCW
000C 3343
                      R4(#F C W), R3
            LD
000E 00F2
        BOOTSTRAP ENTRY:
                                ! GIOBAL LABEL !
            ! GET READY VP LIST !
0010 61D1
            ID
                      RI, VPT.READY LIST(R13)
2812 8826'
           SELECT VP:
            DO ! UNTIL ELGIBLE READY_VP FOUND !
             CP VPT. VP. IDLE FLAG(R1), #ON
2014 4D11
0016 0016
0018 FFFF
001A 5E0E
             IF EC ! VP IS IDLE ! THEN
001C 0030'
001E 4D11
              CP VPT. VP. PREEMPT (R1). #ON
0020 0018
0022 FFFF
0024 5E0E
              IF EQ
                     ! PREEMPT INTERRUPT IS ON !
```



```
0026 002C'
0028 5E08
                 EXIT FROM SELECT VP
002A 003C'
               FI
002C 5E08
              ELSE ! VP NOT IDLE !
002E 0034'
0030 5E08
                EXIT FROM SELECT VP
0032 003C'
              FI
              ! GET NEXT READY VP !
              LD R3, VPT.VP.NEXT READY VP(R1)
8034 6113
0036 001C'
0038 A131
              LD R1, R3
243A ESEC
             OD
            ! NOTE: THE READY LIST WILL NEVER BE EMPTY SINCE
                THE IDLE VP, WHICH IS THE LOWEST PRI VP,
                WILL NEVER BE REMOVED FROM THE LIST.
                IT WILL RUN ONLY IF ALL OTHER READY VP'S ARE
                IDLING OR IF THERE ARE NO OTHER VP'S ON
                THE READY LIST. ONCE SCHEDULED. IT
                WILL RUN UNTIL RECEIVING A HOWE INTERRUPT. !
            ! NOTE: R14 IS USED AS DER HERE. WHEN MMU
                IS AVAILABLE THIS SERIES OF SAVE AND LOAD
                INSTRUCTIONS WILL BE REPLACED BY SPECIAL I/O
                INSTRUCTIONS TO THE MMU. !
            ! PLACE NEW VP IN RUNNING STATE !
            LD VPT.VP.STATE(R1). #RUNNING
003C 4D15
003E 0014'
0040 0000
0242 6FD1
             LD
                 VPT.RUNNING LIST(R13), R1
0044 0002
             ! # # SWAP DBR # #!
0046 611E
             LD R14. VPT.VP.DBR(R1)
0048 0010'
             ! LOAD NEW VP SP !
224A 31E4
             LD R4, R14 (#STACK SEG*4)
004C 0004
004E 3445
             LDA R5, R4(#STATUS REG BLOCK)
0050 00F0
0052 215F
                 R15. @R5
             LD
             ! * * LOAD NEW FCW * *!
             LD R3, R4(#F C_W)
0054 3143
0056 00F2
0058 7D3A
             LDCTL FCW. R3
005A 9E08
             RET
005C
           END GETWORK
```



```
245C
           ENTER MSG LIST PROCEDURE
          ******************
           * INSERTS POINTER TO MESSAGE
           * FROM CURRENT_VP TO SIGNALED_VP*
** IN FIFO MSG_LIST **
           * REGISTER USE:
             PARAMETERS:
               R8(R9):MSG (INPUT)
               R1: SIGNALED VP (INPUT)
              R13: LOGICAL CPU NUMBER
              LOCAL VARIABLES:
              R2: CURRENT VP
               R3: FIRST_FREE_MSG
R4: NEXT_FREE_MSG
           25
              R5: NEXT Q MSG
              R6: PRESENT Q MSG
           ENTRY
           ID R2. VPT.RUNNING LIST(R13)
005C 61D2
005E 0002'
            ! GET FIRST MSG FROM FREE LIST !
0060 6103
            LD R3. VPT.FPEE LIST
0062 000A'
                ! * * * * DEBIIC * * * * !
0064 0B03
                CP R3, #NIL
0066 FFFF
0068 5E0E
                IF EO THEN
006A 0078
006C 7601
                LDA R1, S
226E 226C'
0070 2100
                ID RO. #M L O! MESSAGE LIST OVERFLOW!
0072 0004
0074 5F00
                CALL MONITOR
0076 A900
                ! * * * END DEBUG * * *!
0078 6134
            LD R4, VPT.MSG Q.NEXT MSG(R3)
007A 0122'
007C 6F04
            ID VPT.FREE LIST. R4
227E 222A
            ! INSERT MESSAGE LIST INFORMATION !
0080 763A
                     R1Ø, VPT.MSG Q.MSG(R3)
            LDA
0082 0110
0084 2107
            LD
                     R7.#SIZEOF MESSAGE
0086 0010
0088 BA81
            LDIRB
                     @R14.@R8.R7
008A 07A0
```



```
008C 6F32,
008E 0120,
            LD VPT.MSG Q.SENDER(R3), R2
             ! INSERT MSG IN MSG_LIST !
             LD R5. VPT.VP.MSG LIST(R1)
0090 6115
0092 001E'
0094 0B05
             CP R5, #NIL
0096 FFFF
            IF EQ ! MSG LIST IS EMPTY! THEN
0098 5E0E
009A 00A4'
              ! INSERT MSG AT TOP OF LIST !
009C 6F13
             ID VPT. VP. MSG LIST(R1), R3
009E 001E'
             ELSE ! INSERT MSG IN LIST !
00A0 5E08
00A2 00BC'
             MSG Q SEARCH:
             DO ! WHILE NOT END OF LIST!
00A4 0B05
                        R5. #NIL
QUA6 FFFF
             IF EQ ! END OF LIST ! THEN
00A8 5E0E
ØØAA ØØBØ'
ØCAC 5EC8
              EXIT FROM MSG Q SEARCH
00AE 00B8'
              FI
              ! GET NEXT LINK !
00B0 A156
              LD
                      R6, R5
ØØB2 6165
              LD
                      R5. VPT.MSG C.NEXT MSG(R6)
00B4 0122'
ØØB6 E8F6
             OD
             ! INSERT MSG IN LIST !
00B8 6F63
             LD
                      VPT.MSG Q.NEXT MSG(R6), R3
00BA 0122'
             FI
00BC 6F35
             LD
                      VPT.MSG Q.NEXT MSG(R3), R5
00BE 0122'
00C0 9E08
             RET
00C2
         END ENTER MSG LIST
```



```
PROCEDURE
20C2
            GET FIRST MSG
           * REMOVES MSG FROM MSG LIST
            * AND PLACES ON FREE LIST.
            * RETURNS SENDER'S MSG AND
                                             233
            ₩ VP ID
            ******************************
            ₹REGISTER USE:
            * PARAMETERS:
              R8(R9): MSG POINTER (INPUT)
               R13: LOGICAL CPU NUMBER (INPUT)#
              R1: SENDER VP (RETURNED)
            ₩ LOCAL VARIABLES
            7,6
              R2: CURRENT VP
               R3: FIRST MSG
                                             *
               R4: NEXT MSG
                                             ᅏ
               R5: NEXT FREE MSG
               R6: PRESENT FREE MSG
            ENTRY
00C2 61D2
            LD
                     R2, VPT.RUNNING LIST(R13)
00C4 0002'
            ! REMOVE FIRST MSG FROM MSG LIST !
0006 6123
            LD
                      R3, VPT.VP.MSG IIST(R2)
00C8 001E'
                      ! * * * * DEBAC * * * * * ;
2€CA ØB23
                      CP R3, #NIL
00CC FFFF
00CE 5E0E
                     IF EO THEN
gede gede'
00D2 2100
                      LD R0, #M_I_EM ! MSG LIST EMPTY !
00D4 0001
20D6 7601
                      LDA R1. $
00D8 00D6'
                      CALL MONITOR
00DA 5F00
00DC A900
                      FI
                      ! * * * END DEBUG * * * !
00DE 6134
            LD
                      R4. VPT.MSG Q.NEXT MSG(R3)
08E0 0122'
00E2 6F24
            LD
                      VPT.VP.MSG_LIST(R2), R4
00E4 001E
                     ! INSERT MESSAGE IN FREE LIST !
00E6 6105
            LD
                     R5. VPT.FREE LIST
00E8 000A'
22EA 2E05
            CP
                      R5. #NIL
OOEC FFFF
00EE SEGE
            IF EQ ! FREE LIST IS EMPTY!
00F0 0100'
```



```
! INSERT AT TOP OF LIST !
ID VPT.FREE_LIST, R3
00F2 6F03
00F4 000A'
00F6 4D35
              LD
                        VPT.MSG Q.NEXT MSG(R3). #NIL
00F8 0122'
CCFA FFFF
             ELSE ! INSERT IN LIST !
00FC 5E08
00FE 011C'
           FREE_Q_SEARCH:
              DŌ
0100 0B05
               CP
                      R5. #NIL
0102 FFFF
               IF EQ ! END OF LIST! THEN
0104 5E0E
0106 010C'
0108 5E08
                 EXIT FROM FREE C SEARCH
010A 0114'
               FI
               ! GET NEXT MSG !
010C A156
               LD
                       R6, R5
010E 6165
               LD
                        R5. VPT.MSG O.NEXT MSG(R6)
0110 0122'
Ø112 E8F6
             OD
             ! INSERT IN LIST !
Ø114 6F63
                       VPT.MSG_Q.NEXT_MSG(R6), R3
@116 @122'
Ø118 6F35
              LD
                        VPT.MSG_Q.NEXT_MSG(R3), R5
Ø11A Ø122'
             ! GET MESSAGE INFORMATION:
               (RETURNS R1: SENDING VP)
Ø11C 6131
                       R1, VPT.MSG Q.SENDER(R3)
             LD
011E 0120'
Ø12Ø 763A
             LDA R10, VPT.MSG Q.MSG(R3)
0122 0110'
0124 2107
             LD
                      R7.#SIZEOF MESSAGE
0126 0010
@128 BAA1
             LDIRB
                      @R8,@R1Ø,R7
012A 0780
Ø12C 9E08
            RET
212E
           END GET FIRST MSG
```



```
! * * INNER TRAFFIC CONTROL ENTRY POINTS * *!
           ! NOTE: ALL INTERRUPTS MUST BE MASKED WHENEVER
             THE VPT IS LOCKED. THIS IS TO PREVENT AN
             EMBRACE FROM OCCURRING SHOULD AN INTERRUPT
             OCCUR WHILE THE VPT IS LOCKED. !
           GLOBAL
           SSECTION ITC_GLE_PROC
           PREEMPT RET LABEL
           KERNEL EXIT LABEL CREATE INT VEC
0000
                                  PROCEDURE
          ! ****<del>**</del>******
           * CREATES ENTRY IN VIRTUAL INT-*
           ₩ ERRUPT VECTOR WITH ADDRESS
           * OF THE VIRTUAL INTERRUPT HAN-*
           * DLER.
           ▼ PARAMETERS:
           * P1: VIRTUAL INTERRUPT #
           ₩ R2: INTERRUPT HANDLER ADDR
           ***********************
           ENTRY
            ! COMPUTE OFFSET IN VIRTUAL
              INTERRUPT VECTOR !
0000 1900
                      RRØ. #SIZEOF ADDRESS
            MULT
0002 0002
            ! SAVE ADDRESS OF VIRTUAL INTERRUPT
              HANDLER IN INTERRUPT VECTOR !
0004 6F12
            LD
                      VPT.VIRT INT VEC(R1), R2
0006 000C'
0008 9E08
            RET
```

END CREATE INT VEC

000A



```
GET DBR ADDR
                                   PROCEDURE
222A
           ******************************
            * CALCULATES DBR ADDRESS FROM
            ₩ DBR NUMBER
            *************
            * REGISTER USE:
               PARAMETERS:
                                           *
               RØ: DBR #
                                           4
               RETURNS:
                                           2,5
                                           **
               R1: DBR ADDRESS
            **********************************
            ENTRY
            ! GET BASE ADDRESS OF MMU IMAGE !
                       R1. MMU IMAGE
000A 7601
             LDA
000C 0000'
             ! ADD DER HANDLE (OFFSET) TO MMU BASE
              ADDRESS TO OBTAIN DBR ADDRESS !
             ADD
000E 8101
                      R1. RØ
0010 9E08
             RET
0012
           END GET_DBR_ADDR
```



```
PROCEDURE
0012
            ALLOCATE MMU
           *************************
            ™ ALLOCATES NEXT AVAILABLE MMU **
            * IMAGE AND CREATES PRDS ENTRY *
            ***********************************
            * REGISTER USE:
              RETURNS:
                                             2,%
                RØ: DBR #
               LOCAL VARIABLES:
                R1: SEGMENT #
                R2: PRDS ADDRESS
                R3: PRDS ATTRIBUTES
                                             2.5
                R4: PRDS LIMITS
            *******************************
            ENTRY
             ! GET NEXT AVAILABLE DBR # !
0012 8D08
             CLR
                        RØ
0014 8D18
             CLR
                        R1
             ! NOTE: THE FOLLOWING IS A SAFE SEQUENCE
               AS NEXT AVAIL MMU AND MMU ARE CPU LOCAL!
         GET_DBR:
             DO
               CPB
                        NEXT AVAIL MMU(R1). #AVAILABLE
0016 4C11
0018 0A00'
001A 0000
               IF EO
                       !MMU ENTRY IS AVAILABLE!
001C 5E0E
                 THEN
001E 002E'
                        NEXT AVAIL MMU(R1), #ALLOCATED
0020 4C15
                  LDB
0022 0A00'
0024 FFFF
                  EXIT FROM GET_DER
0026 5E08
0028 004A'
002A 5E08
                 ELSE
                        !CURRENT ENTRY IS ALLOCATED!
002C 0048'
002E A910
                  INC
                        R1, #1
6636 6166
                  ADD
                        RC. #SIZEOF MMU
0032 0100
                    ! * * * * DEBUG * * * * !
6634 6B61
                   CP R1. #MAX DBR NR
0036 000A
0038 5EØE
                   IF EO THEN
003A 0048
003C 2100
                      LD
                                RO. #M U !MMU UNAVAILABLE!
003E 0007
6640 7661
                      LDA
                                R1. 5
0042 0040'
0044 5F00
                      CALL
                                MONITOR
0046 A900
                    FI
                    ! * * * END DEBUG * * * !
```



FI2248 E8E6 OD R1, #PRDS SEG ! SEGMENT NO. ! 004A 2101 LD 004C 0000 R2. PRDS 204E 7602 LCA ! PRDS ADDR ! 0050 0A0A' R3. #1 ! READ ATTR ! 0052 2103 LD 0054 0001 0056 2104 LD R4. #((SIZEOF PRDS)-1)/256 0058 0000 ! PRDS LIMITS ! ! CREATE PRDS ENTRY IN MMU IMAGE ! UPDATE MMU IMAGE !(R1: SEGMENT # 005A 5F00 CALL 005C 0060' R2: SEG ADDRESS R3: ATTRIBUTES R4: SEG LIMITS)! 005E 9E08 RET END ALLOCATE MMU 0060

207



```
UPDATE MMU IMAGE PROCEDURE
0060
          ******************
           ₩ CREATES SEGMENT DESCRIPTOR
           * ENTRY IN MMU IMAGE
           * REGISTER USE:
             PARAMETERS:
           76
              RØ: DBR #
              R1: SEGMENT #
           ×
              R2: SEGMENT ADDRESS
           **
              R3: SEGMENT ATTRIBUTES
              R4: SEGMENT LIMITS
           ¥
                                        2%
              LOCAL VARIABLES:
              R10: MMU BASE ADDRESS
              R13: OFFSET VARIABLE
           ENTRY
0060 210A
           LD R10, #MMU IMAGE! MMU BASE ADDRESS!
0062 0000'
0064 810A
           ADD R10. R0
8866 210D
            LD R13, #SIZEOF SEG DESC REG
0068 0004
006A 991C
            MULT RR12. R1 ! COMPUTE SEG DESC OFFSET !
            ADD R10, R13 !ADD OFFSET TO BASE ADDRESS!
226C 81DA
            ! INSERT DESCRIPTOR DATA!
006E 2FA2
            LD GR10. R2
0070 A9A1
               R16, #2
            INC
0072 UDA8
            CLR
               @R10
0074 2EAC
            LDB
                @R10, RL4
            INC
               R10, #1
2276 A9A0
            IDB RL4, GR10
0078 20AC
007A 0A0B
            CPB RL3. #%(2)00001000 ! EXECUTE !
007C 0808
007E 5E0E
           IF EO THEN
0080 008A'
0682 066C
               ANDB RL4. #%(2)11110111 ! EXECUTE MASK!
2084 F7F7
0086 5E08
           ELSE
0088 Ø68E,
008A 060C
               ANDB RL4, #%(2)11111110 ! READ MASK !
008C FEFE
            FI
208E 84BC
            ORB RL4. RL3
0090 2EAC
            LDB @R10, RL4
0092 9E08
            RET
0094
         END UPDATE MMU IMAGE
```



```
PROCEDURE
0094
            WAIT
           *************************

▼ INTPA KERNEL SYNC/COM PRIMATIVE ▼

            # INVOKED BY KERNEL PROCESSES
            **********************
            * PARAMETERS
               R8(R9): MSG POINTER (INPUT)
              R1: SENDING VP (RETURN)
                                               75
            ₩ GLOBAL VARIABLES
              R14: DBR (PARAM TO GETWORK)
            * LOCAL VARIABLES
               R2: CURRENT VP (RUNNING)
              R3: NEXT READY VP
                                               **
              R4: LOCK ADDRESS
               R13: LOGICAL CPU NUMBER
            ******************************
            ENTRY
             ! MASK INTERRUPTS !
2294 7C21
             DI
                   VI
             ! LOCK VPT !
0096 7604
                      R4, VPT.LOCK
             LDA
6638 6666,
                       SPIN LOCK ! (R4: VPT.LOCK) !
009A 5F00
             CALL
009C 0282'
            ! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP !
            ! GET CPU NUMBER !
009E 5F00
             CALL
                       GET CPU NO !RETURNS:
00AC 02CE'
                                    R1:CPU #
                                    R2:# VP'S!
00A2 A11D
             LD
                       R13. R1
00A4 61D2
             LD
                       R2, VPT.RUNNING LIST(R13)
00A6 0002'
08A8 6123
             LD
                       R3, VPT.VP.NEXT READY VP(R2)
00AA 001C
00AC 4D21
             CP
                       VPT.VP.MSG LIST(R2), #NIL
00AE 001E'
00B0 FFFF
00B2 5E0E
              IF EQ ! CURRENT VP'S MSG LIST IS EMPTY ! THEN
CCB4 CCEA'
              ! REMOVE CURRENT VP FROM READY LIST !
                       ! * * * * DEBUG * * * * * !
00B6 0B03
                               R3, #NIL
                       CP
00B8 FFFF
00BA 5E0E
                       IF EQ
                             THEN
OUBC CCCA'
00BE 2100
                          RO, #R L E ! READY LIST EMPTY!
0000 0003
00C2 7601
                        LDA R1. S
```



```
22C4 66CZ
                  CALL MONITOR
0006 5F00
00C8 A900
                      FI
                      ! * * * END DEBUG * * * !
00CA 6FD3
                     VPT.READY LIST(R13), R3
              LD
28CC 6886,
00CE 4D25
              LD
                     VPT.VP.NEXT READY VP(R2), #NIL
00D0 001C'
00D2 FFFF
              ! PUT IT IN WAITING STATE !
              LD VPT.VP.STATE(R2), #WAITING
00D4 4D25
00D6 0014'
00D8 0002
             ! SET DBR !
                     R14. VPT. VP. DER (R2)
00DA 612E
              LD
00DC 0010'
              ! SCHEDULE FIRST ELGIBLE READY VP !
00DE 93F8
              PUSH
                       @R15,R8
              ! SAVE LOGICAL CPU # !
00E0 93FD
              PUSH
                     @R15, R13
ekez 5Fkk
                       CALL GETWORK !R13:CPU #
00E4 0000'
                                        R14:DER!
              ! RESTORE CPU # !
             POP R13, GR15
00E6 97FD
              POP
00E8 97F8
                       R8.0R15
            FI
            ! GET FIRST MSG ON CURRENT VP'S MSG LIST !
00EA 5F00
            CALL GET FIRST MSG ! COPIES MSG IN MSG ARRAY!
egec egcz'
                                ! R13: LOGICAL CPU # !
                                !RETURNS R1:SENDER VP !
            ! UNLOCK VPT !
00EE 4D08
            CIR VPT.LOCK
ØOFØ ØØØØ'
            ! UNMASK VECTORED INTERRUPTS !
00F2 7C05
           EI VI
            ! RETURN: R1:SENDER VP !
00F4 9E08
           RET
00F6
        END WAIT
```



```
PROCEDURE
00F6
           *****************************
            * INTRA KERNEL SYNC /COM PRIMATIVE *
            # INVOKED BY KERNEL PROCESSES
            * REGISTER USE:
              PARAMETERS:
                                                7
                R8(R9): MSG POINTER (INPUT)
                                                37
                R1: SIGNALED VP ID (INPUT)
                                                35
                                                75
            * GLOBAL VARIABLES
               R13: CPU # (PARAM TO GETWORK)
               R14: DBR (PARAM TO GETWORK)
            ጙ
               LOCAL VARIABLES:
                                                22
                R1: SIGNALED VP
                                                35
                R2: CURRENT VP
                R4: VPT.LOCK ADDRESS
            **********************************
            ENTRY
             ! SAVE VP ID !
00F6 93F1
             PUSH
                    @R15. R1
             ! MASK INTERRUPTS !
00F8 7C01
             DI
                  VI
             ! LOCK VPT !
00FA 7604
             LDA
                       R4. VPT.LOCK
08FC 0000'
00FE 5F00
             CALL
                       SPIN LOCK ! (R4: VPT.LOCK) !
0100 0282'
            !NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP. !
             ! GET LOGICAL CPU # !
0102 5F00
                       GET CPU NO ! RETURNS:
             CALL
0104 0208'
                                   R1:CPU #
                                   R2:# VP'S!
2126 A11D
             LD
                       R13. R1
             ! RESTORE VP ID !
0108 97F1
             POP
                       R1, @R15
             ! PLACE MSG IN SIGNALED VP'S MSG LIST !
             CALL ENTER MSG LIST ! (R8:MSG POINTER
010A 5F00
010C 005C'
                                   R1:SIGNALED VP
                                   R13:LOGICAL CFU #)!
             CP
010E 4D11
                       VPT. VP.STATE (R1), #WAITING
0110 0014
0112 0002
0114 5EØE
             IF EQ ! SIGNALED VP IS WAITING!
0116 0148
               ! WAKE IT UP AND MAKE IT READY !
Ø118 A112
               LD
                       R2. R1
@11A 76D3
               LDA
                       R3, VPT.READY LIST(R13)
```



```
011C 0006'
               LDA R4, VPT.VP.NEXT READY VP
011E 7604
0120 001C'
0122 7605
               LDA R5. VPT.VP.PRI
0124 0012'
               LDA
£126 76£6
                      R6. VPT.VP.STATE
0128 0014
012A 2107
               LD R7. #READY
0120 0001
               ! SAVE LOGICAL CPU # !
012E 93FD
               PUSH
                      @R15, R13
0130 5F00
               CALL
                     LIST INSERT !R2: OBJ ID
0132 0000*
                                     R3: LIST PTR ADDR
                                     R4: NEXT OEJ PTR
                                     R5: PRIORITY PTR
                                     R6: STATE PTR
                                     R7: STATE !
              ! RESTORE LOGICAL CPU # !
Ø134 97FD
                      R13, @R15
              POP
              ! PUT CURRENT VP IN READY STATE ! LD R2, VPT.RUNNING IIST(R13)
0136 61D2
              LD
0138 0002
013A 4D25
              LD
                       VPT.VP.STATE(R2), #READY
013C 0014
013E 0001
              ! SET DER !
0140 612E
                      R14. VPT.VP.DBR(R2)
             LD
0142 0010'
             ! SCHEDULE FIRST ELGIBLE READY VP !
0144 5F00
             CALL GETWORK !R13:IOGICAL CPU #
0146 0000'
                                P14:DBR !
             FI
             ! UNLOCK VPT !
0148 4D08
             CLR VPT.LOCK
014A 0000°
             ! UNMASK VECTORED INTERRUPTS !
014C 7C05
            EI VI
014E 9E08
            RET
0150
         END SIGNAL
```



```
SET PREEMPT
                             PROCEDURE
0150
           *********************
           * SETS PREEMPT INTERRUPT ON*
           * TARGET VP. CALLED BY TC *
           * ADVANCE.
           ******************
           * PEGISTER USE:
           * PARAMETERS:
             R1:TARGET VP ID (INPUT) *
           ₩ LOCAL VARIABLES
           ™ R1: VP INDEX
           ******************
           Adwide
            ! NOTE: DESIGNED AS SAFE SEQUENCE SO VFT NEED
              NOT BE LOCKED. !
            ! CONVERT VP ID TO VP INDEX !
                      R2. EXT VP_LIST(R1)
@15@ 6112
            LD
0152 02101
            ! TURN ON TGT VP PREEMPT FLAG!
            LD
                      VPT.VP.PREEMPT(R2). #ON
@154 4D25
0156 0018
0158 FFFF
            ! ** IF TARGET VP NOT ICCAL
                  ( NOT BOUND TO THIS CPU )
            [IE. IF <<CPU SEG>>CPU ID<>VPT.VP.PHYS CPU(R1)]
            THEN SEND HARDWARE PREEMPT INTERRUPT TO
              VPT.VP.CPU(R1). **!
015A 9E08
            RET
          END SET PREEMPT
Ø150
```



```
Ø150
                         PROCEDURE
          * LOADS IDLE DER ON
           ₩ CURRENT VP. CALLED BY ₩
           * TC GETWOPK.
           ******
           * REGISTER USE
              GLOBAL VARIABLE
               R13: LCG CPU #
           *
              P14: DBR
           χε
              LOCAL VARIABLES:
               R2: CURRENT VP
           ≍
               R3: TEMP VAR
               R4: VPT.LOCK ADDR
               R5: TEMP
           ENTRY
            ! GET LOGICAL CPU # !
015C 5F00
            CALL
                     GET CPU NO !RETURNS:
            ! LOAD IDLE DER ON CURRENT VP !
0174 6103
            LD
                     R3. PRDS.IDLE VP
0176 0A10'
Ø178 6135
            LD
                     R5. VPT.VP.DBR(R3)
017A 0010'
Ø17C 6F25
            LD
                     VPT.VP.DBR(R2), R5
017E 0010'
            ! TURN ON CURRENT VP'S IDLE FLAG!
0180 4D25
            ID
                     VPT.VP.IDLE FLAG(R2), #ON
@182 @@16'
0184 FFFF
            ! SET VP TO READY STATE !
2186 4D25
            L.D
                     VPT.VP.STATE(R2), #READY
0188 0014'
018A 0001
            ! SCHEDULE FIRST ELIGIBLE READY VP !
018C 5F00
            CALL GETWORK !R13:LOGICAL CPU #
018E 4000'
                            R14:DBR !
            ! UNLOCK VPT !
            CLR VPT.LOCK
Ø19Ø 4DØ8
0192 0000'
            ! UNMASK VECTORED INTERRUPTS !
0194 7005
            ET
                VT
0196 9E08
           RET
0198
           END IDLE
```



```
PROCEDURE
¢198
            SWAP VDER
           # LOADS NEW DER ON
            * CURRENT VP. CALLED BY
            * TC GETWORK.
            * REGISTER USE
               PARAMETERS
               R1: NEW DER (INPUT)
                                    75
            ξ:
                                    3%
               GLOBAL VARIABLES
               R13: LOGICAL CPU #
                                    35
            3,5
                R14: DBR
                                    37
            *
               LOCAL VARIABLES
                                    75
            35
                R2: CURRENT VP
                R4: VPT.LOCK ADDR
            *************************
            ENTRY
             ! SAVE NEW DBR !
0198 93F1
                       @R15. R1
             PUSH
             ! MASK INTERRUPTS !
019A 7001
             DΙ
                   VI
             ! LOCK VPT !
             LDA
                       R4. VPT.LOCK
019C 7604
219E 2222'
                       SPIN LOCK ! (R4: VPT.LOCK) !
01A0 5F00
             CALL
Ø1A2 Ø282'
             ! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP.!
             ! GET CPU # !
                       GET CPU NO. !RETURNS:
01A4 5F00
             CALL
21A6 22C8
                                    R1: CPU #
                                    R2:# VP'S!
VIAS A11D
                       R13, R1
             ! GET CURRENT VP !
             LD
Ø1AA 61D2
                       R2. VPT.RUNNING LIST(R13)
01AC 0882
                       ! * * * DEBUG * * * !
Ø1AE 4D21
                       CP VPT. VP. MSG LIST(R2), #NIL
01B0 061E,
01B2 FFFF
01B4 5E06
                       IF NE ! MSG WAITING !
                                              THEN
01B6 01C4
0138 2100
                       LD
                            RC. #S N A ! SWAP NOT ALLOWED!
01BA 0005
@1BC 76@1
                       LDA R1. S !PC!
01BE 01BC'
0100 5F00
                       CALL MONITOR
0102 A900
                       FΙ
                       ! * * END DEBUG * * !
             ! SET DBR !
```



```
0104 612E
          LD R14. VPT.VP.DBR(R2)
0106 0010
            ! RESTORY NEW DBR !
2108 97F2
           POP
                     Re. GR15
01CA 5F00
                    GET_DBR_ADDR ! (RØ: LBR #)
           CALI
0100 000A'
                                      RETURNS
                                      (R1: DER ADDR) !
            ! LOAD NEW DBR ON CURRENT VP !
01CE 6F21
           LD
                    VPT.VP.DBR(R2). R1
01D0 0010'
            ! TURN OFF IDLE FLAG!
@1D2 4D25
           TD
                    VPT.VP.IDIE FLAG(R2), #CFF
01D4 0016'
01D6 2224
            ! SET VP TO READY STATE !
           ID VPT.VP.STATE(R2), #READY
Ø1D8 4D25
01DA 0014'
01DC 0001
            ! SCHEDULE FIRST ELGIBLE READY VP !
@1DE 5F@@
           CALL GETWORK !R13:IOGICAL CPU #
01E0 0000'
                           R14:DBR !
            ! UNLOCK VPT !
01E2 4D08
           CLR VPT.LOCK
01E4 0000'
            ! UNMASK VECTORED INTERRUPTS !
01E6 7C05
           EI VI
           RET
Ø1E8 9E08
         END SWAP VDER
Z1EA
```



```
PHYS PREEMPT HANDLER PROCEDURE
21EA
            * HARDWARE PREEMPT INTERRUPT
            # HANDLER. ALSO TESTS FOR
                                           35
            * VIRTUAL PREEMPT INTERRUPT

☼ FLAG AND INVOKES INTERRUPT

            * HANDLER IF FIAG IS SET.
            * INVOKED UPON EVERY EXIT FROM
            * KERNEL. KERNEL FCW MASKS
                                           3,5
            * NVI INTERRUPTS TO PREVENT
                                           2%
            * SIMULTANEOUS PREEMPT INTERR.
            * HANDLING.
            ******************************
            * REGISTER USE
               LOCAL VARIABLES
              R1: PREEMPT INT FIAG
                                           27.
               R2: CURRENT VP
            ₩ GLOBAL VARIABLES
                                           7,5
               R13:LUGICAL CPU #
                R14:DBR
            ENTRY
             ! * * PREEMPT HANDLER * *!
             ! SAVE ALL REGISTERS !
21EA 230F
             SIIB
                      R15. #32
01EC 0020
                      @R15, R1, #16
giee icr9
             LDM
01F0 010F
             ! SAVE NORMAL STACK POINTER (NSP) !
01F2 7D67
             LDCTL
                      R6, NSP
01F4 93F6
             PUSH
                      GR15. R6
             ! GET CPU # !
01F6 5F00
             CALL
                   GET CPU NO !RETURNS:
01F8 02C8'
                                 R1: CPU #
                                 R2:# VP'S!
01FA A11D
                    R13, R1
             ! MASK INTERRUPTS !
01FC 7C01
             DI
                   VI
             ! LOCK VPT !
01FE 7604
             LDA R4, VPT.LOCK
6200 0660,
0202 5F00
             CALL SPIN LOCK
0204 0282'
             !RETURNS WHEN VPT IS LOCKED!
             ! SET DER !
0206 61D2
             LD
                      R2. VPT.RUNNING LIST(R13)
```



```
2208 0002'
220A 612E
            LD / R14. VPT.VP.DBR(R2)
020C 0010'
             ! PUT CURRENT PROCESS IN READY STATE !
626E 4D25
                     VPT.VP.STATE(R2). #READY
0210 0014
0212 0001
0214 5F00
                    GET (CRK !R13:LOG CPU #
            CALL
0216 0000'
                                R14: DER !
           PREEMPT RET:
            ! UNLOCK VPT !
            CLP
                   VPT.LOCK
0218 4D08
021 A 0000°
            ! UNMASK VECTORED INTERRUPTS !
021C 7005
            EI
                  VI
           KERNEL EXIT:
             ! *** UNMASK VIRTUAL PREEMPTS ***!
             ! ** NOTE: SAFE SEQUENCE AND DOES NOT BEQUIRE
                        VPT TO BE LOCKED. ** !
             ! GET CURRENT VP !
021E 610D
                R13, PRDS.LOG CPU ID
            LD
0220 0A0C'
2222 61D2
            LD R2, VPT.RUNNING LIST(R13)
0224 0002'
             ! TEST PREEMPT INTERRUPT FLAG !
0226 4D21
            CP
                    VPT.VP.PREEMPT(R2). #ON
0228 0018'
022A FFFF
022C 5E0E
            IF EO ! PREEMPT FLAG IS ON! THEN
022E 0240'
                ! RESET PREEMPT FLAG !
2238 4D25
                I.D VPT.VP.PREEMPT(R2). #OFF
0232 00181
0234 6666
                ! SIMULATE VIRTUAL PREEMPT INTERRUPT !
0236 2101
                L D
                    R1. #6
0238 0000
223A 6112
                    R2. VPT.VIRT INT VEC(R1)
                LD
023C 000C'
Ø23E 1E28
               JP
                    0 B 2
           !NOTE: THIS JUMP TO TRAFFIC CONTROL
           IS USED ONLY IN THE CASE OF A PREEMPT INTERRUPT.
            AND SIMULATES A HARDWARE INTERRUPT. ** !
            ! *** END VIRTUAL PREEMPT FANELER ***!
            FI
```



! NOTE: SINCE A HOWE INTERRUPT DOES NOT EXIT THROUGH THE GATE, THOSE FUNCTIONS PROVIDED BY A GATE EXIT TO HANDLE PREEMPTS MUST BE PROVIDED HERE ALSO.!

! PESTORE NSP !

#24# 97F6 POP R6, @R15

#2242 7D6F LDCTL NSP, R6

! RESTORE ALL REGSTERS !

#2244 1CF1 LDM R1, @R15, #16

#246 #21#F

0248 010F ADD

V24A 0020

R15, #32

! EXECUTE HARDWARE INTERRUPT RETURN ! 024C 7B00 IRET

024E END PHYS_PREEMPT_HANDLER



```
RUNNING VP
                                  PROCEDURE
024E
           ™ CALLED BY TRAFFIC CONTROL.
           * RETURNS VP ID. RESULT IS VALID*
           " ONLY WHILE APT IS LOCKED.
           ************************
           ₩ REGISTER USE
              PARAMETERS
               R1: EXT VP ID (RETURNED)
                                          **
           2.5
               R3: LOG CPU # (RETURNED)
                                          3,5
              LOCAL VARIABLES
                R2: VP INDEX
           ! MASK INTERRUPTS !
024E 7001
            DI
                 VI
            ! LOCK VPT !
                      R4. VPT.LOCK
8258 7684
            LDA
0252 0000'
                      SPIN LOCK ! (R4: VPT.LOCK) !
0254 5F00
            CALL
0256 0282'
            ! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP !
            ! GET LOGICAL CPU # !
                      GET CPU NO !RETURNS:
0258 5F00
            CALL
225A 0208
                                   R1: CPU #
                                   R2:# VP'S!
025C A113
                      R3. R1
            LD
Ø25E 6132
            LD
                      R2. VPT.RUNNING LIST(R3)
8268 8882'
            ! CONVERT VP_INDEX TO VP_ID !
            I D
0262 6121
                      R1. VPT.VP.EXT ID(R2)
0264 0020'
                      ! * * * DEBUG * * * !
2265 ØB01
                      CP R1. #NIL
4268 FFFF
026A 5E0E
                      IF EQ ! KERNEL PROC!
                                             THEN
826C 827A
226E 2100
                       LD RO. #V I E ! VP INDEX ERROR !
0270 0006
0272 7601
                      LDA R1. S
0274 0272
0276 5F00
                       CALL MONITOR
0278 A900
                      FΙ
                      ! * * END DEBUG * *!
            ! UNLOCK VPT !
027A 4D08
            CLR
                     VPT.LOCK
027C 0000'
            ! UNMASK VECTORED INTERRUPTS !
027E 7005
            EI
                 VΙ
0280 9E08
            RET
Ø282
          END RUNNING VP
```



```
SPIN LOCK PROCEDURE
0282
               ***************
                ₩ USES SPIN LOCK MECH.
                * LOCKS UNLOCKED DATA
                * STRUCTURE (POINTED TO *
                ₩ BY INPUT PARAMETER).
                At the the the the treate the treate
                *REGISTER USE
                * PARAMETERS
                ₩ P4: LOCK ADDR (INPUT)₩
                ENTRY
                   NOTE: SINCE ONLY ONE PROCESSOR CURRENTLY
                          IN SYSTEM, LOCK NOT NECESSARY. **!
                     ! * * * DEBUG * * * !
0282 0D41
                CP
                   0R4. #0FF
0284 0000
                IF NE ! NOT UNLOCKED ! THEN
0286 5E06
Ø288 Ø296'
028A 2100
                 LD Re, #U L ! UNAUTHORIZED LOCK!
028C 0000
028E 7601
                 LDA R1, 5
0290 028E'
0292 5F00
                 CALL MONITOR
Ø294 A900
                          FI
                          ! * * END DEEUG * *!
                        TEST LOCK:
                            DO WHILE STRUCTURE LOCKED !
0296 0D46
              TSET
                         QR4
              JR MI. TEST_LOCK
2298 E5FE
                          ! ** NOTE SEE PLZ/ASM MANUAL
                                     FOR RESTRICTIONS ON
                                     USE OF TSET. **!
029A 9E08
              RET
229 C
             END SPIN LOCK
```



```
ITC GET SEG PTR PROCEDURE
Ø290
           ******************
           ™ GETS BASE ADDRESS OF SEGMENT
           * INDICATED.
           ****************************
           * REGISTER USE:
             RØ:SEG BASE ADDRESS (RET)
                                          35
                                          7.5
              R1:SEG NP (INPUT)
              R2: RUNNING VP (LOCAL)
                                          2:5
           77
              R3:DER VALŪE (LOCAL)
              R4: VPT.LOCK
              R13:LOGICAL CPU #
           ENTRY
            ! SAVE SEGMENT # !
029C 93F1
            PUSE
                   @R15, R1
            ! MASK INTERRUPTS !
029E 7001
            DI
                VI
            ! LOCK VPT !
02A0 7604
            LDA
                  R4.VPT.LOCK
02A2 0000'
02A4 5F00
                    SPIN LOCK !R4: VPT.LOCK!
            CALL
02A6 0282'
            1 GET CPT # 1
02A8 5F00
            CALL
                   GET CPU NO
                                !RETURNS:
02AA 02C8'
                                 R1: CPU #
                                 R2:# VP'S!
02AC A11D
            LD
                    R13. R1
            ! RESTORE SEGMENT # !
22AE 97F1
            POP
                    R1. @R15
02B0 61D2
            ID
                    R2, VPT. RUNNING LIST (R13)
02B2 0002'
02B4 6123
            LD
                    R3.VPT.VP.DBR(R2)
02B6 0010'
            ! UNLOCK VPT !
22B8 4D08
            CLR
                   VPT.LOCK
02BA 0000'
            ! UNMASK VECTORED INTERRUPTS !
62BC 7005
            EI
                 ΔI
02BE 1900
            MULT
                    RRØ.#4
02C0 0004
22C2 7130
            LD
                    Re, R3(R1)
0204 0100
02C6 9E08
            RET
0208
          END ITC GET SEG PTR
```



```
GET CPU NO PROCEDURE
0208
           ! ጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙጙ
            # FIND CURRENT CPU NO
            * CALLED BY DIST MMGR
            ₹ AND MM
            *****************
            * RETURNS
                                    375
            ₩ R1: CPU NO
            ₩ R2: # OF VP'S
            ENTRY
0208 6101
            ΙD
                    R1. PRDS.IOG CPU ID
02CA 0A0C'
02CC 6102
            LD
                    R2. PRDS.VP NR
ØZCE ØAØE'
            RET
02D0 9E08
        END GET CPU NO
(2D2
02D2
         K LOCK
                             PROCEDURE
           \dagger where we write the present the present of the present of the present of the present of
            ₩ STUE FOR WAIT LOCK
            **********************
            * R4: LOCK (INPUT)
            ******************************
           ENTRY
02D2 5F40
            CALL SPIN LOCK
22D4 6282'
02D6 9E08
            RET
@2D8
        END K LOCK
22D8
         K UNTOCK
                             PROCEDURE
           <u>| **********</u>
            * STUB FOR WAIT UNLOCK *
            * R4: LOCK (INPUT)
            ENTRY
02D8 0D48
            CLR
                 GP4
02DA 9E08
            RET
@2DC
        END K_UNLOCK
        END INNER TRAFFIC CONTROL
```



LIST OF REFERENCES

- 1. O'Connell, J. S., and Pichardson, I. D., <u>Distributed</u>

 <u>Secure Design for a Multi-Microprocessor Operating</u>

 <u>System</u>, MS Thesis, Naval Postgraduate School,

 June 1979.
- 2. Parks, E. J., <u>The Design of a Secure File Storage</u>

 <u>System</u>, MS Thesis, Naval Postgraduate School.

 December 1979.
- 3. Coleman, A. R., Security Kernel Design for a Microprocessor-Based, Multilevel, Archival Storage System, MS Thesis, Naval Postgraduate School, December 1979.
- 4. Moore, E. E. and Gary, A. V., The Design and Implemention of the Memory Manager for a Secure Archival Storage System, MS Thesis, Naval Postgraduate School.

 June 1986.
- 5. Reitz, S. L., An Implementation of Multiprograming and Process Management for a Security Kernel Operating System, MS Thesis, Naval Postgraduate School.

 June 1980.
- 6. Wells, J. T., <u>Implementation of Segment Management for a Secure Archival Storage System</u>, MS Thesis, Naval Postgraduate School, September 1980.
- 7. Organick, E. J., The Multics System: An Examination of Its Structure, MIT Press, 1972.
- E. Madnick, S. E., and Donovan, J. J., Operating Systems.
 McGraw Hill, 1974.
- 9. Reed, P. D., <u>Processor Multiplexing In a Layered</u>
 Operating System, MS Thesis, Massachusetts
 Institute of Technology, MIT LCS/TR-167, 1979.
- 12. Schell, Lt.Col. R. R., "Computer Security: the Achilles Heel of the Electronic Air Force?." Air University Review, v. 30, no. 2, p. 16-33, January 1979.
- 11. Schell, Lt.Col. R. R., "Security Kernels: A Methodical Design of System Security," <u>USE Technical Papers</u> (Spring Conference, 1979). p. 245-25%, March 1979.



- 12. Denning. D. E., "A Lattice Model of Secure Information Flow," Communications of the ACM, v. 19, p. 236-242, May 1976.
- 13. Schroeder, M. D., "A Hardware Architecture for Implementing Protection Bings," Communications of the ACM, v. 15, no. 3, p. 157-172, March 1972.
- 14. Pijkstra, F. W.. "The Humble Programmer." Communications of the ACM, v. 15, no. 10, p. 859-865, October 1972.
- 15. Reed, P. D., and Kanodia, R. K., "Synchronization With Eventcounts and Sequencers," <u>Communications of the ACM</u>, v. 22, no. 2, p. 115-124, February 1979.
- 16. Saltzer, J. H., <u>Traffic Control in a Multiplexed</u>
 <u>Computer System</u>, Pn.D. Thesis, Massachusetts
 Institute of Technology, 1966.
- 17. Zilog, Inc., 78001 CPU Z8002 CPU, Preliminary Product Specification, March 1979.
- 18. Zilog, Inc., Z8010 MMU Memory Management Unit.

 Preliminary Product Specification, October 1979.
- 19. Advanced Micro Computers. AM96/4116 AmZ8000 16-bit MonoBoard Computer, User's Manual. 1980.
- 20. Zilog, Inc., Z8000 PLZ/ASM Assembly Language Frogramming Manual, 23-3055-01, Revision A, April 1979.
- 21. Schell, R. R. and Cox, L. A., <u>Secure Archival Storage</u>

 System, Part I Pesign, Naval Postgraduate School,

 NPS52-80-602, March 1980.
- 22. Schell, R. R. and Cox, L. A., Secure Archival Storage
 System, Part II Segment and Process Management
 Implementation, Naval Postgraduate School,
 NPS52-81-001, March 1981.



INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Documentation Center ATTN:DDC-TC Cameron Station Alexandria, Virginia 22314		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93940		2
3.	Pepartment Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93940		2
4.	LTCOL Roger R. Schell, Code 52Sj Department of Computer Science Naval Postgraduate School Monterey, California 93940		5
5.	Lyle A. Cox. Jr., Code 5201 Department of Computer Science Naval Postgraduate School Monterey. California 93940		4
6.	Joel Trimble, Code 221 Office of Naval Research 800 North Quincy Arlington, Virginia 22217		1
7.	Department Chairman Department of Computer Science United States Military Academy West Point, New York 18996		1
8.	INTEL Corporation Attn: Mr. Robert Childs Mail Code: SC 4-490 3065 Bowers Avenue Santa Clara, California 95051		1
9.			1



12.	Attn: Mr. Donald Gaubatz 146 Main Street MI 3-2/E41 Maynard, Massachusetts (1754)	1
	Joe Urtan University of Southwestern Louisiana P.O. Box 44330 Lafayette, Louisiana 70504	1
12.	LCDR Gary Baker, Code 37 Department of Computer Technology Naval Postgraduate School Monterey, California 95940	1
13.	LCDR John T. Wells F.O. Box 366 Waynesboro, Mississippi 39367	1
14.	CPT Anthony R. Strickler Route #12 West Snipley Ferry Road Kingsport, Tennessee 37663	5







-/ or (UL 27203

Thesis \$847 Str c.1 192447

Strickler
Implementation of
process management for
a secure archival
storage system.

-7 = HH 34

27203

Thesis \$847 c.1 192447

Strickler

Implementation of process management for a secure archival storage system.

Implementation of process management for 3 2768 002 02083 6 DUDLEY KNOX LIBRARY